#### **Digital Design and Computer Architecture: ARM® Edition**

Sarah L. Harris and David Money Harris



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <1>



## Chapter 6 :: Topics

- Introduction
- Assembly Language
- Machine Language
- Programming
- Addressing Modes





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <2>



## Introduction

- Jumping up a few levels of abstraction
  - Architecture: programmer's view of computer
    - Defined by instructions & operand locations
  - Microarchitecture: how to implement an architecture in hardware (covered in Chapter 7)





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <3>



## Instructions

- Commands in a computer's language
  - Assembly language: human-readable format of instructions
  - Machine language: computer-readable format (1's and 0's)





## ARM Architecture

- Developed in the 1980's by Advanced RISC Machines – now called ARM Holdings
- Nearly 10 billion ARM processors sold/year
- Almost all cell phones and tablets have multiple ARM processors
- Over 75% of humans use products with an ARM processor
- Used in servers, cameras, robots, cars, pinball machines,, etc.







## ARM Architecture

- Developed in the 1980's by Advanced RISC Machines – now called ARM Holdings
- Nearly 10 billion ARM processors sold/year
- Almost all cell phones and tablets have multiple ARM processors
- Over 75% of humans use products with an ARM processor
- Used in servers, cameras, robots, cars, pinball machines,, etc.

#### Once you've learned one architecture, it's easier to learn others







## Architecture Design Principles

Underlying design principles, as articulated by Hennessy and Patterson:

- **1. Regularity supports design simplicity**
- 2. Make the common case fast
- **3.Smaller is faster**
- 4. Good design demands good compromises





## Instruction: Addition

C CodeARM Assembly Codea = b + c;ADD a, b, c

- ADD: mnemonic indicates operation to perform
- **b**, **c**: source operands
- a: destination operand





## Instruction: Subtraction

Similar to addition - only mnemonic changes

- **C Code** ARM assembly code a = b - c; SUB a, b, c
- **SUB:** mnemonic
- **b, c:** source operands
- a: destination operand





## Design Principle 1

### **Regularity supports design simplicity**

- Consistent instruction format
- Same number of operands (two sources and one destination)
- Ease of encoding and handling in hardware





## Multiple Instructions

More complex code handled by multiple ARM instructions

C Code ARM assembly code
a = b + c - d; ADD t, b, c ; t = b + c
SUB a, t, d ; a = t - d





## Design Principle 2

#### Make the common case fast

- ARM includes only simple, commonly used instructions
- Hardware to decode and execute instructions kept simple, small, and fast
- More complex instructions (that are less common) performed using multiple simple instructions





## Design Principle 2

### Make the common case fast

- ARM is a Reduced Instruction Set Computer (RISC), with a small number of simple instructions
- Other architectures, such as Intel's x86, are Complex Instruction Set Computers (CISC)





## **Operand Location**

#### **Physical location in computer**

- Registers
- Constants (also called immediates)
- Memory





## **Operands: Registers**

- ARM has 16 registers
- Registers are faster than memory
- Each register is 32 bits
- ARM is called a "32-bit architecture" because it operates on 32-bit data





## Design Principle 3

#### **Smaller is Faster**

ARM includes only a small number of registers



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <16>



## ARM Register Set

| Name     | Use  |
|----------|--|
| R0       | Argument / return value / temporary variable |
| R1-R3    | Argument / temporary variables               |
| R4-R11   | Saved variables                              |
| R12      | Temporary variable                           |
| R13 (SP) | Stack Pointer                                |
| R14 (LR) | Link Register                                |
| R15 (PC) | Program Counter                              |





## **Operands: Registers**

#### Registers:

- R before number, all capitals
- Example: "R0" or "register zero" or "register R0"





## **Operands: Registers**

- Registers used for specific purposes:
  - Saved registers: R4-R11 hold variables
  - Temporary registers: R0-R3 and R12, hold intermediate values
  - Discuss others later





## Instructions with Registers

#### **Revisit ADD instruction**

- **C Code ARM Assembly Code** ; R0 = a, R1 = b, R2 = c
- a = b + c ADD R0, R1, R2





## Operands: Constants\Immediates

- Many instructions can use constants or *immediate* operands
- For example: ADD and SUB
- value is *immediately* available from instruction

## C Code

### **ARM Assembly Code**

; 
$$R0 = a$$
,  $R1 = b$ 

## a = a + 4; ADD R0, R0, #4

b = a - 12; SUB R1, R0, #12





#### Generating small constants using move (MOV):

#### C Code

#### **ARM Assembly Code**

- //int: 32-bit signed word ; R0 = a, R1 = bint a = 23;
- int b = 0x45;

MOV R0, #23 MOV R1, #0x45





#### Generating small constants using move (MOV):

# C CodeARM Assembly Code//int: 32-bit signed word; R0 = a, R1 = bint a = 23;MOV R0, #23int b = 0x45;MOV R1, #0x45

#### **Constant must have < 8 bits of precision**



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <23>



#### Generating small constants using move (MOV):

# C CodeARM Assembly Code//int: 32-bit signed word; R0 = a, R1 = bint a = 23;MOV R0, #23int b = 0x45;MOV R1, #0x45

#### **Constant must have < 8 bits of precision Note:** MOV can also use 2 registers: MOV R7, R9



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <24>



Generate larger constants using move (MOV) and or (ORR):

#### C Code

int a = 0x7EDC8765;

#### **ARM Assembly Code**

# R0 = a

- MOV R0, #0x7E00000
- ORR R0, R0, #0xDC0000
- ORR R0, R0, #0x8700
- ORR R0, R0, #0x65







## **Operands: Memory**

- Too much data to fit in only 16 registers
- Store more data in memory
- Memory is large, but slow
- Commonly used variables still kept in registers





## Byte-Addressable Memory

- Each data **byte** has unique address
- 32-bit word = 4 bytes, so word address increments by 4







- Memory read called *load*
- Mnemonic: *load register* (LDR)
- Format:

LDR R0, [R1, #12]





- Memory read called *load*
- Mnemonic: *load register* (LDR)
- Format:

#### LDR R0, [R1, #12] Address calculation:

- add base address (R1) to the offset (12)
- address = (R1 + 12)

#### **Result:**

R0 holds the data at memory address (R1 + 12)





- Memory read called *load*
- Mnemonic: *load register* (LDR)
- Format:

#### LDR R0, [R1, #12] Address calculation:

- add base address (R1) to the offset (12)
- address = (R1 + 12)

#### **Result:**

R0 holds the data at memory address (R1 + 12)
 Any register may be used as base address





• Example: Read a word of data at memory address 8 into R3



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <31>



• Example: Read a word of data at memory address 8 into R3

$$- \text{Address} = (R2 + 8) = 8$$

– R3 = 0x01EE2842 after load

#### **ARM Assembly Code**

MOV R2, #0 LDR R3, [R2, #8]





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <32>



- Memory write are called *stores*
- Mnemonic: store register (STR)





• **Example:** Store the value held in R7 into memory word 21.



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <34>



- **Example:** Store the value held in R7 into memory word 21.
- Memory address = 4 x 21 = 84 = 0x54

#### ARM assembly code MOV R5, #0 STR R7, [R5, #0x54]







- **Example:** Store the value held in R7 into memory word 21.
- Memory address = 4 x 21 = 84 = 0x54

#### ARM assembly code MOV R5, #0

STR R7, [R5, #0x54]

## The offset can be written in decimal or hexadecimal






#### **Recap: Accessing Memory**

- Address of a memory word must be multiplied by 4
- Examples:
  - Address of memory word  $2 = 2 \times 4 = 8$
  - Address of memory word  $10 = 10 \times 4 = 40$





#### Big-Endian & Little-Endian Memory

• How to number bytes within a word?



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <38>



#### **Big-Endian & Little-Endian Memory**

- How to number bytes within a word?
  - Little-endian: byte numbers start at the little (least significant) end
  - Big-endian: byte numbers start at the big (most significant) end







#### Big-Endian & Little-Endian Memory

- Jonathan Swift's Gulliver's Travels: the Little-Endians broke their eggs on the little end of the egg and the Big-Endians broke their eggs on the big end
- It doesn't really matter which addressing type used – except when two systems share data







#### Big-Endian & Little-Endian Example

# Suppose R2 and R5 hold the values 8 and 0x23456789

- After following code runs on big-endian system, what value is in R7?
- In a little-endian system?

STR R5, [R2, #0] LDRB R7, [R2, #1]





#### Big-Endian & Little-Endian Example

# Suppose R2 and R5 hold the values 8 and 0x23456789

- After following code runs on big-endian system, what value is in R7?
- In a little-endian system?







#### Big-Endian & Little-Endian Example

# Suppose R2 and R5 hold the values 8 and 0x23456789

• After following code runs on big-endian system, what value is in R7?







#### Programming

#### **High-level languages:**

- e.g., C, Java, Python
- Written at higher level of abstraction





#### Ada Lovelace, 1815-1852

- British mathematician
- Wrote the first computer program
- Her program calculated the Bernoulli numbers on Charles Babbage's Analytical Engine
- She was a child of the poet Lord Byron





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <45>



## **Programming Building Blocks**

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
  - if/else statements
  - for loops
  - while loops
  - arrays
  - function calls







### **Programming Building Blocks**

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
  - if/else statements
  - for loops
  - while loops
  - arrays
  - function calls





#### Data-processing Instructions

- Logical operations
- Shifts / rotate
- Multiplication





### Logical Instructions

- AND
- ORR
- EOR **(XOR)**
- BIC (Bit Clear)
- MVN (MoVe and NOT)





#### Logical Instructions: Examples

Source registers

| R1 | 0100 0110 | 1010 0001 | 1111 0001 | 1011 0111 |
|----|-----------|-----------|-----------|-----------|
| R2 | 1111 1111 | 1111 1111 | 0000 0000 | 0000 0000 |

Assembly code

Result

| AND | R3, | R1, | R2 | R3         | 0100 0110 | 1010 0001 | 0000 0000 | 0000 0000 |
|-----|-----|-----|----|------------|-----------|-----------|-----------|-----------|
| ORR | R4, | R1, | R2 | <b>R4</b>  | 1111 1111 | 1111 1111 | 1111 0001 | 1011 0111 |
| EOR | R5, | R1, | R2 | <b>R5</b>  | 1011 1001 | 0101 1110 | 1111 0001 | 1011 0111 |
| BIC | R6, | R1, | R2 | <b>R</b> 6 | 0000 0000 | 0000 0000 | 1111 0001 | 1011 0111 |
| MVN | R7, | R2  |    | <b>R7</b>  | 0000 0000 | 0000 0000 | 1111 1111 | 1111 1111 |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <50>



• AND or BIC: useful for masking bits



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <51>



• AND or BIC: useful for masking bits Example: Masking all but the least significant byte of a value

**0xF234012F** AND **0x00000FF** = **0x000002F 0xF234012F** BIC **0xFFFFF00** = **0x000002F** 





AND or BIC: useful for masking bits
 Example: Masking all but the least significant byte of a value
 0xF234012F AND 0x00000FF = 0x000002F

**0xF234012F** BIC **0xFFFFF00** = **0x000002F** 

• ORR: useful for combining bit fields





- AND or BIC: useful for masking bits
  Example: Masking all but the least significant byte of a value
  0xF234012F AND 0x00000FF = 0x000002F
  0xF234012F BIC 0xFFFFF00 = 0x000002F
- ORR: useful for combining bit fields
  Example: Combine 0xF2340000 with 0x000012BC: 0xF2340000 ORR 0x000012BC = 0xF23412BC





• LSL: logical shift left

• LSR: logical shift right

• ASR: arithmetic shift right

• ROR: rotate right





- LSL: logical shift left
  Example: LSL R0, R7, #5 ; R0=R7 << 5</li>
- LSR: logical shift right

• ASR: arithmetic shift right

• ROR: rotate right





- LSL: logical shift left
  Example: LSL R0, R7, #5 ; R0=R7 << 5</li>
- LSR: logical shift right
  Example: LSR R3, R2, #31 ; R3=R2 >> 31
- ASR: arithmetic shift right

• ROR: rotate right







- LSL: logical shift left
  Example: LSL R0, R7, #5 ; R0=R7 << 5</li>
- LSR: logical shift right
  Example: LSR R3, R2, #31 ; R3=R2 >> 31
- ASR: arithmetic shift right
  Example: ASR R9, R11, R4 ; R9=R11 >>> R4<sub>7:0</sub>
- ROR: rotate right







- LSL: logical shift left
  Example: LSL R0, R7, #5 ; R0=R7 << 5</li>
- LSR: logical shift right
  Example: LSR R3, R2, #31 ; R3=R2 >> 31
- ASR: arithmetic shift right
  Example: ASR R9, R11, R4 ; R9=R11 >>> R4<sub>7:0</sub>
- ROR: rotate right
  Example: ROR R8, R1, #3 ; R8=R1 ROR 3







#### Shift Instructions: Example 1

- Immediate shift amount (5-bit immediate)
- Shift amount: 0-31

Source register

**R5** 1111 1111 0001 1100 0001 0000 1110 0111







#### Shift Instructions: Example 2

- Register shift amount (uses low 8 bits of register)
- Shift amount: 0-255

Source registers

| R8 | 0000 1000 | 0001 1100 | 0001 0110 | 1110 0111 |
|----|-----------|-----------|-----------|-----------|
| R6 | 0000 0000 | 0000 0000 | 0000 0000 | 0001 0100 |

Assembly code

LSL R4, R8, R6

ROR R5, R8, R6

#### Result

| R4 | 0110 1110 | 0111 0000 | 0000 0000 | 0000 0000 |
|----|-----------|-----------|-----------|-----------|
| R5 | 1100 0001 | 0110 1110 | 0111 0000 | 1000 0001 |





• MUL: 32 × 32 multiplication, 32-bit result

• **UMULL:** Unsigned multiply long: 32 × 32 multiplication, 64-bit result

• **SMULL:** Signed multiply long: 32 × 32 multiplication, 64-bit result





- MUL: 32 × 32 multiplication, 32-bit result MUL R1, R2, R3 Result: R1 = (R2 x R3)<sub>31:0</sub>
- **UMULL:** Unsigned multiply long: 32 × 32 multiplication, 64-bit result

• **SMULL:** Signed multiply long: 32 × 32 multiplication, 64-bit result





- MUL: 32 × 32 multiplication, 32-bit result MUL R1, R2, R3 Result: R1 = (R2 x R3)<sub>31:0</sub>
- **UMULL:** Unsigned multiply long: 32 × 32 multiplication, 64-bit result

UMULL R1, R2, R3, R4

**Result:** {R1, R4} = R2 x R3 (R2, R3 unsigned)

• **SMULL:** Signed multiply long: 32 × 32 multiplication, 64-bit result





- MUL: 32 × 32 multiplication, 32-bit result MUL R1, R2, R3 Result: R1 = (R2 x R3)<sub>31:0</sub>
- **UMULL:** Unsigned multiply long: 32 × 32 multiplication, 64-bit result

UMULL R1, R2, R3, R4

**Result:** {R1, R4} = R2 x R3 (R2, R3 unsigned)

• **SMULL:** Signed multiply long: 32 × 32 multiplication, 64-bit result SMULL R1, R2, R3, R4

**Result:**  $\{R1, R4\} = R2 \times R3$  (R2, R3 signed)





## **Programming Building Blocks**

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
  - if/else statements
  - for loops
  - while loops
  - arrays
  - function calls





#### **Conditional Execution**

#### Don't always want to execute code sequentially

- For example:
  - if/else statements, while loops, etc.: only want to execute code *if* a condition is true
  - branching: jump to another portion of code if a condition is true





#### **Conditional Execution**

#### Don't always want to execute code sequentially

- For example:
  - if/else statements, while loops, etc.: only want to execute code *if* a condition is true
  - branching: jump to another portion of code if a condition is true
- ARM includes **condition flags** that can be:
  - set by an instruction
  - used to conditionally execute an instruction





### **ARM Condition Flags**

| Flag | Name          | Description                              |
|------|---------------|--|
| N    | Negative      | Instruction result is negative           |
| Ζ    | Zero          | Instruction results in zero              |
| С    | <b>C</b> arry | Instruction causes an unsigned carry out |
| V    | oVerflow      | Instruction causes an overflow           |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <69>



## **ARM Condition Flags**

| Flag | Name          | Description                              |
|------|---------------|--|
| N    | Negative      | Instruction result is negative           |
| Ζ    | Zero          | Instruction results in zero              |
| С    | <b>C</b> arry | Instruction causes an unsigned carry out |
| V    | oVerflow      | Instruction causes an overflow           |

- Set by ALU (recall from Chapter 5)
- Held in Current Program Status Register (CPSR)



#### Review: ARM ALU





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <71>



### Setting the Condition Flags: NZCV

- Method 1: Compare instruction: CMP
  Example: CMP R5, R6
  - Performs: R5-R6
  - Does not save result
  - Sets flags




# Setting the Condition Flags: NZCV

- Method 1: Compare instruction: CMP
   Example: CMP R5, R6
  - Performs: R5-R6
  - Does not save result
  - Sets flags. If result:
    - Is 0, Z=1
    - Is negative, N=1
    - Causes a carry out, C=1
    - Causes a signed overflow, V=1





# Setting the Condition Flags: NZCV

• Method 1: Compare instruction: CMP

Example: CMP R5, R6

- Performs: R5-R6
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Does not save result
- Method 2: Append instruction mnemonic with S





# Setting the Condition Flags: NZCV

• Method 1: Compare instruction: CMP

Example: CMP R5, R6

- Performs: R5-R6
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Does not save result

• Method 2: Append instruction mnemonic with S

Example: ADDS R1, R2, R3

- Performs: R2 + R3
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Saves result in R1





# **Condition Mnemonics**

- Instruction may be *conditionally executed* based on the condition flags
- Condition of execution is encoded as a condition mnemonic appended to the instruction mnemonic

 Example:
 CMP
 R1, R2

 SUBNE
 R3, R5, R8

- **NE:** condition mnemonic
- SUB will only execute if R1 ≠ R2
   (i.e., Z = 0)





### **Condition Mnemonics**

| cond | Mnemonic     | Name                                | CondEx                                |
|------|--------------|-------------------------------------|---------------------------------------|
| 0000 | EQ           | Equal                               | Z                                     |
| 0001 | NE           | Not equal                           | $\bar{Z}$                             |
| 0010 | CS / HS      | Carry set / Unsigned higher or same | С                                     |
| 0011 | CC / LO      | Carry clear / Unsigned lower        | Ē                                     |
| 0100 | МІ           | Minus / Negative                    | N                                     |
| 0101 | PL           | Plus / Positive of zero             | $\overline{N}$                        |
| 0110 | VS           | Overflow / Overflow set             | V                                     |
| 0111 | VC           | No overflow / Overflow clear        | $\overline{V}$                        |
| 1000 | н            | Unsigned higher                     | ΖC                                    |
| 1001 | LS           | Unsigned lower or same              | $Z OR \overline{C}$                   |
| 1010 | GE           | Signed greater than or equal        | $\overline{N \oplus V}$               |
| 1011 | LT           | Signed less than                    | $N \oplus V$                          |
| 1100 | GT           | Signed greater than                 | $\overline{Z}(\overline{N \oplus V})$ |
| 1101 | LE           | Signed less than or equal           | $Z \ OR \ (N \oplus V)$               |
| 1110 | AL (or none) | Always / unconditional              | ignored                               |

Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Cl

Chapter 6 <77>



### **Conditional Execution**

#### **Example:**

- CMP R5, R9 SUBEQ R1, R2, R3 ORRMI R4, R0, R9
- ; performs R5-R9
  - ; sets condition flags
  - ; executes if R5==R9 (Z=1)
  - ; executes if R5-R9 is
  - ; negative (N=1)





### **Conditional Execution**

#### Example:

- CMP R5, R9 ; performs R5-R9
  - ; sets condition flags
- SUBEQ R1, R2, R3; executes if R5==R9 (Z=1)ORRMI R4, R0, R9; executes if R5-R9 is
  - ; negative (N=1)

#### Suppose R5 = 17, R9 = 23:

CMP performs: 17 – 23 = -6 (Sets flags: N=1, Z=0, C=0, V=0) SUBEQ **doesn't execute** (they aren't equal: Z=0) ORRMI **executes** because the result was negative (N=1)



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Chapter 6 <79>



# **Programming Building Blocks**

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
  - if/else statements
  - for loops
  - while loops
  - arrays
  - function calls





# Branching

- Branches enable out of sequence instruction execution
- Types of branches:
  - Branch (B)
    - branches to another instruction
  - Branch and link (BL)
    - discussed later
- Both can be conditional or unconditional





### The Stored Program

| Ass   | embly | Machine code |        |            |
|-------|-------|--------------|--------|------------|
| MOV   | R1,   | #100         |        | 0xE3A01064 |
| MOV   | R2,   | #69          |        | 0xE3A02045 |
| CMP   | R1,   | R2           |        | 0xE1510002 |
| STRHS | R3,   | [R1,         | #0x24] | 0x25813024 |

#### Stored program



Main memory





# Unconditional Branching (B)

#### **ARM assembly**

- MOV R2, #17 ; R2 = 17
- **B TARGET** ; branch to target
- ORR R1, R1, #0x4 ; not executed

#### TARGET

SUB R1, R1, #78 ; R1 = R1 + 78





# Unconditional Branching (B)

#### **ARM assembly**

- MOV R2, #17 ; R2 = 17
- **B TARGET** ; branch to target
- ORR R1, R1, #0x4 ; not executed

TARGET

SUB R1, R1, #78 ; R1 = R1 + 78

#### Labels (like TARGET) indicate instruction location. Labels can't be reserved words (like ADD, ORR, etc.)



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Chapter 6 <84>



### The Branch Not Taken

#### **ARM Assembly**

| MOV   | RO, #4     | ; | R0 = 4                 |
|-------|------------|---|------------------------|
| ADD   | R1, R0, R0 | ; | R1 = R0 + R0 = 8       |
| CMP   | R0, R1     | ; | sets flags with RO-R1  |
| BEQ   | THERE      | ; | branch not taken (Z=0) |
| ORR   | R1, R1, #1 | ; | R1 = R1 OR R1 = 9      |
| THERE |            |   |                        |
| ADD   | R1, R1, 78 | ; | R1 = R1 + 78 = 87      |





### Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
  - if/else statements
  - for loops
  - while loops
  - arrays
  - function calls





#### if Statement

#### C Code

#### f = f - i;





#### if Statement

C Code ARM Assembly Code

;R0=f, R1=g, R2=h, R3=i, R4=j

if (i == j) CMP R3, R4 ; set flags with R3-R4
f = g + h; BNE L1 ; if i!=j, skip if block
ADD R0, R1, R2 ; f = g + h

L1 f = f - i; SUB R0, R0, R2; f = f - i



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <88>



#### if Statement

C Code ARM Assembly Code

;R0=f, R1=g, R2=h, R3=i, R4=j

if (i == j) CMP R3, R4 ; set flags with R3-R4
f = g + h; BNE L1 ; if i!=j, skip if block
ADD R0, R1, R2 ; f = g + h

L1 f = f - i; SUB R0, R0, R2; f = f - i

Assembly tests opposite case (i != j) of high-level code (i == j)





### if Statement: Alternate Code

| C Code      | ARM    | Ass  | sem   | bly | C  | od   | e      |            |
|-------------|--------|------|-------|-----|----|------|--------|------------|
|             | ;R0=f, | R1=9 | g, R2 | =h, | R3 | 3=i, | R4=j   |            |
| if (i == j) | CMP    | R3,  | R4    |     | ;  | set  | flags  | with R3-R4 |
| f = g + h;  | ADDEQ  | R0,  | R1,   | R2  | ;  | if   | (i==j) | f = g + h  |
| f = f - i;  | SUB    | R0,  | RO,   | R2  | ;  | f =  | f - i  |            |





### if Statement: Alternate Code

| Original |     |     | Alternate Assembly Code |        |      |       |      |   |                       |
|----------|-----|-----|-------------------------|--------|------|-------|------|---|-----------------------|
|          |     |     |                         | ;R0=f, | R1=0 | g, R2 | 2=h, | R | 3=i, R4=j             |
| CMP      | R3, | R4  |                         | CMP    | R3,  | R4    |      | ; | set flags with R3-R4  |
| BNE      | L1  |     |                         | ADDEQ  | R0,  | R1,   | R2   | ; | if $(i==j)$ f = g + h |
| ADD      | R0, | R1, | R2                      | SUB    | R0,  | R0,   | R2   | ; | f = f - i             |
| L1       |     |     |                         |        |      |       |      |   |                       |
| SUB      | RO, | R0, | R2                      |        |      |       |      |   |                       |





### if Statement: Alternate Code

| Original |     |     | Alternate Assembly Code |        |      |       |      |   |                       |
|----------|-----|-----|-------------------------|--------|------|-------|------|---|-----------------------|
|          |     |     |                         | ;R0=f, | R1=0 | g, R2 | 2=h, | R | 3=i, R4=j             |
| CMP      | R3, | R4  |                         | CMP    | R3,  | R4    |      | ; | set flags with R3-R4  |
| BNE      | L1  |     |                         | ADDEQ  | R0,  | R1,   | R2   | ; | if $(i==j)$ f = g + h |
| ADD      | R0, | R1, | R2                      | SUB    | R0,  | R0,   | R2   | ; | f = f - i             |
| L1       |     |     |                         |        |      |       |      |   |                       |
| SUB      | R0, | R0, | R2                      |        |      |       |      |   |                       |

Useful for **short** conditional blocks of code





### if/else Statement

#### C Code ARM Assembly Code

else

$$f = f - i;$$





### if/else Statement

| C Code      | ARM Assembly Code                 |
|-------------|-----------------------------------|
|             | ;R0=f, R1=g, R2=h, R3=i, R4=j     |
| if (i == j) | CMP R3, R4 ; set flags with R3-R4 |
| f = g + h;  | BNE L1 ; if i!=j, skip if block   |
| -           | ADD R0, R1, R2 ; $f = g + h$      |
|             | B L2 ; branch past else block     |
| else        | L1                                |
| f = f - i;  | SUB R0, R0, R2 ; f = f - i        |
|             | L2                                |





### if/else Statement: Alternate Code

| C Code                    | ARM Assembly Code   |
|---------------------------|---|
|                           | ;R0=f, R1=g, R2=h, R3=i, R4=j   |
| if (i == j)<br>f = q + h; | CMP R3, R4 ; set flags with R3-R4<br>ADDEQ R0, R1, R2 ; if $(i==j)$ f = q + h |
| else<br>f = f - i;        | SUBNE RO, RO, R2 ; else $f = f - i$   |





### if/else Statement: Alternate Code

#### Original Alternate Assembly Code

;R0=f, R1=g, R2=h, R3=i, R4=j

CMP R3, R4 CMP R3, R4 ; set flags with R3-R4 BNE L1 ADDEQ R0, R1, R2 ; if (i==j) f = g + h ADD R0, R1, R2 B L2 SUBNE R0, R0, R2 ; else f = f - i L1 SUB R0, R0, R2 L2





### while Loops

#### C Code

#### **ARM Assembly Code**

```
// determines the power
// of x such that 2^{x} = 128
int pow = 1;
int x = 0;
```

```
while (pow != 128) {
    pow = pow * 2;
    x = x + 1;
}
```





### while Loops

#### C Code

// determines the power // of x such that  $2^{x} = 128$ int pow = 1; int x = 0;

```
while (pow != 128) {
```

```
pow = pow * 2;
x = x + 1;
```

#### **ARM Assembly Code**

| ;  | R0 = | = pov | v, R1       | L = | Х |   |               |
|----|------|-------|-------------|-----|---|---|---------------|
| ]  | MOV  | RO    | <b>,</b> #1 |     |   | ; | pow = 1       |
| ]  | MOV  | R1    | , #0        |     |   | ; | x = 0         |
|    |      |       |             |     |   |   |               |
| WH | ILE  |       |             |     |   |   |               |
|    | СМР  | R0,   | #128        | 3   |   | ; | R0-128        |
|    | BEQ  | DONE  | E           |     |   | ; | if (pow==128) |
|    |      |       |             |     |   | ; | exit loop     |
| •  | LSL  | R0,   | R0,         | #1  |   | ; | pow=pow*2     |
| -  | ADD  | R1,   | R1,         | #1  |   | ; | x=x+1         |
|    | В    | WHII  | LΕ          |     |   | ; | repeat loop   |
|    |      |       |             |     |   |   |               |

DONE



}

Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 < 98>



### while Loops

#### C Code

// determines the power // of x such that  $2^{x} = 128$ int pow = 1; int x = 0;

```
while (pow != 128) {
```

```
pow = pow * 2;
x = x + 1;
```

#### **ARM Assembly Code**

| 3 | ; R0 =<br>MOV<br>MOV | = pow,<br>R0,<br>R1, | R1 = :<br>#1<br>#0 | x<br>;<br>; | pow = 1 $x = 0$            |
|---|----------------------|----------------------|--------------------|-------------|----------------------------|
|   | WHILE                |                      |                    |             |                            |
|   | CMP                  | R0, #                | 128                | ;           | R0-128                     |
|   | BEQ                  | DONE                 |                    | ;<br>;      | if (pow==128)<br>exit loop |
|   | LSL                  | R0, R                | .0, #1             | ;           | pow=pow*2                  |
|   | ADD                  | R1, R                | 1, #1              | ;           | x=x+1                      |
|   | В                    | WHILE                |                    | ;           | repeat loop                |
|   |                      |                      |                    |             |                            |

#### DONE

Assembly tests for the opposite case (pow == 128) of the C code (pow != 128).





# for (initialization; condition; loop operation) statement

- **initialization**: executes before the loop begins
- **condition**: is tested at the beginning of each iteration
- **loop** operation: executes at the end of each iteration
- **statement**: executes each time the condition is met





### for Loops

#### C Code

#### **ARM Assembly Code**

```
// adds numbers from 1-9 int sum = 0
```

```
for (i=1; i!=10; i=i+1)
   sum = sum + i;
```





### for Loops

#### C Code

// adds numbers from 1-9 ;
int sum = 0

```
for (i=1; i!=10; i=i+1) F
sum = sum + i;
```

#### **ARM Assembly Code**

|    | R0 = | = i, | R1 = | = sum |   |             |
|----|------|------|------|-------|---|-------------|
|    | MOV  | R0   | , #1 |       | ; | i = 1       |
|    | MOV  | R1   | , #0 |       | ; | sum = 0     |
|    |      |      |      |       |   |             |
| '( | DR   |      |      |       |   |             |
|    | CMP  | R0,  | #10  |       | ; | R0-10       |
|    | BEQ  | DONE | -    |       | ; | if (i==10)  |
|    |      |      |      |       | ; | exit loop   |
|    | ADD  | R1,  | R1,  | R0    | ; | sum=sum + i |
|    | ADD  | R0,  | R0,  | #1    | ; | i = i + 1   |
|    | В    | FOR  |      |       | ; | repeat loop |
|    |      |      |      |       |   |             |

DONE



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <102>



### for Loops: Decremented Loops

In ARM, decremented loop variables are more efficient



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <103>



### for Loops: Decremented Loops

#### In ARM, decremented loop variables are more efficient

| C Code  | ARM Assembly Code  |
|---|--|
| <pre>// adds numbers from 1-9 int sum = 0</pre> | ; R0 = i, R1 = sum<br>MOV R0, #9 ; i = 9<br>MOV R1, #0 ; sum = 0 |
| for (i=9; i!=0; i=i-1)                          | FOR  |
| sum = sum + i;                                  | ADD R1, R1, R0 ; sum=sum + i                                     |
|   | SUBS RO, RO, #1 ; i = i - 1                                      |
|   | ; and set flags  |
|   | BNE FOR ; if (i!=0)  |
|   | : repeat loop  |







### for Loops: Decremented Loops

#### In ARM, decremented loop variables are more efficient

| C Code                                  | ARM Assembly Code  |
|---|--|
| // adds numbers from 1-9<br>int sum = 0 | ; R0 = i, R1 = sum<br>MOV R0, #9 ; i = 9<br>MOV R1, #0 ; sum = 0 |
| for (i=9; i!=0; i=i-1)                  | FOR  |
| sum = sum + i;                          | ADD R1, R1, R0 ; sum=sum + i                                     |
|   | SUBS RO, RO, #1 ; i = i - 1                                      |
|   | ; and set flags  |
|   | BNE FOR ; if (i!=0)  |
|   | ; repeat loop  |

#### Saves 2 instructions per iteration:

- Decrement loop variable & compare: SUBS R0, R0, #1
- Only 1 branch instead of 2





## Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches

#### • High-level Constructs:

- if/else statements
- for loops
- while loops
- arrays
- function calls





#### Arrays

- Access large amounts of similar data
  - Index: access to each element
  - Size: number of elements





#### Arrays

- 5-element array
  - Base address = 0x14000000 (address of first element, scores[0])
  - Array elements accessed relative to base address



Main memory




# Accessing Arrays

#### C Code

```
int array[5];
array[0] = array[0] * 8;
array[1] = array[1] * 8;
```

#### **ARM Assembly Code**

; R0 = array base address





# Accessing Arrays

#### C Code

```
int array[5];
array[0] = array[0] * 8;
array[1] = array[1] * 8;
```

#### **ARM Assembly Code**

| ; R0 = arr | ay base address |   |                          |
|------------|-----------------|---|--------------------------|
| MOV R0,    | #0x6000000      | ; | $R0 = 0 \times 60000000$ |
| LDR R1,    | [R0]            | ; | R1 = array[0]            |
| LSL R1,    | R1, 3           | ; | R1 = R1 << 3 = R1*8      |
| STR R1,    | [R0]            | ; | array[0] = R1            |
| LDR R1,    | [R0, #4]        | ; | R1 = array[1]            |
| LSL R1,    | R1, 3           | ; | R1 = R1 << 3 = R1*8      |
| STR R1,    | [R0, #4]        | ; | arrav[1] = R1            |





# Arrays using for Loops

#### C Code

```
int array[200];
```

int i;

```
for (i=199; i >= 0; i = i - 1)
    array[i] = array[i] * 8;
```

#### **ARM Assembly Code**

; R0 = array base address, R1 = i





# Arrays using for Loops

#### C Code

```
int array[200];
```

int i;

#### **ARM Assembly Code**

; R0 = array base address, R1 = i MOV R0, 0x60000000 MOV R1, #199

#### FOR

```
LDR R2, [R0, R1, LSL #2] ; R2 = array(i)

LSL R2, R2, #3 ; R2 = R2<<3 = R3*8

STR R2, [R0, R1, LSL #2] ; array(i) = R2

SUBS R0, R0, #1 ; i = i - 1

; and set flags

BPL FOR ; if (i>=0) repeat loop
```



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Chapter 6 <112>



# ASCII Code

- American Standard Code for Information Interchange
- Each text character has unique byte value

- For example, S = 0x53, a = 0x61, A = 0x41

- Lower-case and upper-case differ by 0x20 (32)





### Cast of Characters

| #  | Char  | #  | Char | #  | Char | #  | Char | #  | Char | #  | Char |
|----|-------|----|------|----|------|----|------|----|------|----|------|
| 20 | space | 30 | 0    | 40 | @    | 50 | Р    | 60 | `    | 70 | р    |
| 21 | !     | 31 | 1    | 41 | А    | 51 | Q    | 61 | a    | 71 | q    |
| 22 | "     | 32 | 2    | 42 | В    | 52 | R    | 62 | b    | 72 | r    |
| 23 | #     | 33 | 3    | 43 | С    | 53 | S    | 63 | С    | 73 | S    |
| 24 | \$    | 34 | 4    | 44 | D    | 54 | Т    | 64 | d    | 74 | t    |
| 25 | %     | 35 | 5    | 45 | E    | 55 | U    | 65 | е    | 75 | u    |
| 26 | &     | 36 | 6    | 46 | F    | 56 | V    | 66 | f    | 76 | V    |
| 27 | ٤     | 37 | 7    | 47 | G    | 57 | W    | 67 | g    | 77 | W    |
| 28 | (     | 38 | 8    | 48 | Н    | 58 | Х    | 68 | h    | 78 | Х    |
| 29 | )     | 39 | 9    | 49 | Ι    | 59 | Y    | 69 | i    | 79 | У    |
| 2A | *     | 3A | :    | 4A | J    | 5A | Z    | 6A | j    | 7A | Z    |
| 2B | +     | 3B | ;    | 4B | К    | 5B | Γ    | 6B | k    | 7B | {    |
| 2C | ,     | 3C | <    | 4C | L    | 5C | \    | 6C | 1    | 7C |      |
| 2D | -     | 3D | =    | 4D | М    | 5D | ]    | 6D | m    | 7D | }    |
| 2E |       | 3E | >    | 4E | Ν    | 5E | ^    | 6E | n    | 7E | ~    |
| 2F | /     | 3F | ?    | 4F | 0    | 5F | _    | 6F | 0    |    |      |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <114>



# Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches

#### • High-level Constructs:

- if/else statements
- for loops
- while loops
- arrays
- function calls





- Caller: calling function (in this case, main)
- Callee: called function (in this case, sum)

#### C Code

```
void main()
{
    int y;
    y = sum(42, 7);
    ...
}
int sum(int a, int b)
{
    return (a + b);
}
```





### **Function Conventions**

#### • Caller:

- passes arguments to callee
- jumps to callee





# **Function Conventions**

#### • Caller:

- passes arguments to callee
- jumps to callee

#### • Callee:

- performs the function
- returns result to caller
- returns to point of call
- must not overwrite registers or memory needed by caller





# **ARM Function Conventions**

• Call Function: branch and link



- Return from function: move the link register to PC: MOV PC, LR
- Arguments: R0-R3
- Return value: R0







#### C Code ARM Assembly Code

| int main() {                         | 0x00000200 | MAIN   | BL  | SIM | PLE |    |
|--------------------------------------|------------|--------|-----|-----|-----|----|
| simple();                            | 0x00000204 |        | ADD | R4, | R5, | R6 |
| a = b + c;<br>}                      | •••        |        |     |     |     |    |
| <pre>void simple() {   return;</pre> | 0x00401020 | SIMPLE | MOV | PC, | LR  |    |
| }                                    |            |        |     |     |     |    |





#### C Code ARM Assembly Code

| int main() {                         | 0x00000200 | MAIN   | BL  | SIM | PLE |    |
|--------------------------------------|------------|--------|-----|-----|-----|----|
| simple();                            | 0x00000204 |        | ADD | R4, | R5, | R6 |
| a = b + c;<br>}                      |            |        |     |     |     |    |
| <pre>void simple() {   return;</pre> | 0x00401020 | SIMPLE | MOV | PC, | LR  |    |
| }                                    |            |        |     |     |     |    |

void means that simple doesn't return a value





| int main() {                            | <b>0x00000200</b> MAIN                         | BL  | SIMPLE |      |  |  |  |
|---|--|-----|--------|------|--|--|--|
| simple();                               | 0x0000204                                      | ADD | R4, R5 | , R6 |  |  |  |
| a = b + c;<br>}                         |  |     |        |      |  |  |  |
| <pre>void simple() {    return; }</pre> | <b>0x00401020</b> SIMPLE                       | MOV | PC, LR |      |  |  |  |
| BL                                      | branches to SIMPLE                             |     |        |      |  |  |  |
|   | LR = PC + 4 = 0x0000020                        | )4  |        |      |  |  |  |
| MOV PC, LR                              | makes PC = LR                                  |     |        |      |  |  |  |
|   | (the next instruction executed is at 0x0000020 |     |        |      |  |  |  |





#### **ARM conventions:**

- Argument values: R0 R3
- Return value: R0





#### C Code

```
int main()
{
 int y;
 y = diffofsums(2, 3, 4, 5); // 4 arguments
}
int diffofsums(int f, int g, int h, int i)
{
  int result;
  result = (f + g) - (h + i);
 return result;
                                // return value
```





#### **ARM Assembly Code**

; R4 = yMAIN . . . MOV R0, #2; argument 0 = 2MOV R1, #3; argument 1 = 3 MOV R2, #4 ; argument 2 = 4 MOV R3, #5 ; argument 3 = 5 BL DIFFOFSUMS ; call function MOV R4, R0 ; y = returned value . . . ; R4 = resultDIFFOFSUMS ADD R8, R0, R1 ; R8 = f + qADD R9, R2, R3 ; R9 = h + iSUB R4, R8, R9 ; result = (f + g) - (h + i)MOV R0, R4 ; put return value in R0 MOV PC, LR ; return to caller



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Cl

Chapter 6 <125>



#### **ARM Assembly Code**

| ; | R4 =  | = res       | su⊥t |    |   |                        |
|---|-------|-------------|------|----|---|------------------------|
| D | IFFOI | FSUMS       | S    |    |   |                        |
|   | ADD   | <b>R8</b> , | R0,  | R1 | ; | R8 = f + g             |
|   | ADD   | <b>R9</b> , | R2,  | R3 | ; | R9 = h + i             |
|   | SUB   | <b>R4</b> , | R8,  | R9 | ; | result = (f + g) - (h  |
|   | MOV   | R0,         | R4   |    | ; | put return value in RO |
|   | MOV   | PC,         | LR   |    | ; | return to caller       |

- diffofsums overwrote 3 registers: R4, R8, R9
- •diffofsums can use stack to temporarily store registers



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

+ i)



# The Stack

- Memory used to temporarily save variables
- Like stack of dishes, last-infirst-out (LIFO) queue
- Expands: uses more memory when more space needed
- Contracts: uses less memory when the space no longer needed







# The Stack

- Grows down (from higher to lower memory addresses)
- Stack pointer: SP points to top of the stack







### How Functions use the Stack

- Called functions must have no unintended side effects
- But diffofsums overwrites 3 registers: R4, R8, R9

#### **ARM Assembly Code**









# Storing Register Values on the Stack

#### **ARM Assembly Code**

; R2 = result DIFFOFSUMS

| SUB SP, SP, #12   | ; make space on stack for 3 registers |
|-------------------|---------------------------------------|
| STR R4, [SP, #-8] | ; save R4 on stack                    |
| STR R8, [SP, #-4] | ; save R8 on stack                    |
| STR R9, [SP]      | ; save R9 on stack                    |
| ADD R8, R0, R1    | ; R8 = f + g                          |
| ADD R9, R2, R3    | ; R9 = h + i                          |
| SUB R4, R8, R9    | ; result = (f + g) - (h + i)          |
| MOV R0, R4        | ; put return value in RO              |
| LDR R9, [SP]      | ; restore R9 from stack               |
| LDR R8, [SP, #-4] | ; restore R8 from stack               |
| LDR R4, [SP, #-8] | ; restore R4 from stack               |
| ADD SP, SP, #12   | ; deallocate stack space              |
| MOV PC, LR        | ; return to caller                    |





# The Stack during diffofsums Call





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <131>



### Registers

| Preserved      | Nonpreserved   |
|----------------|----------------|
| Callee-Saved   | Caller-Saved   |
| R4-R11         | R12            |
| R14 (LR)       | R0-R3          |
| R13 (SP)       | CPSR           |
| stack above SP | stack below SP |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <132>



# Storing Saved Registers only on Stack

#### **ARM Assembly Code**

| ; R2 = result     |     |                              |  |  |  |  |  |  |
|-------------------|-----|------------------------------|--|--|--|--|--|--|
| DIFFOFSUMS        |     |                              |  |  |  |  |  |  |
| STR R4, [SP, #-4] | ]!; | save R4 on stack             |  |  |  |  |  |  |
| ADD R8, R0, R1    | ;   | R8 = f + g                   |  |  |  |  |  |  |
| ADD R9, R2, R3    | ;   | R9 = h + i                   |  |  |  |  |  |  |
| SUB R4, R8, R9    | ;   | result = $(f + g) - (h + i)$ |  |  |  |  |  |  |
| MOV R0, R4        | ;   | put return value in RO       |  |  |  |  |  |  |
| LDR R4, [SP], #4  | ;   | restore R4 from stack        |  |  |  |  |  |  |
| MOV PC, LR        | ;   | return to caller             |  |  |  |  |  |  |





# Storing Saved Registers only on Stack

#### **ARM Assembly Code**

| ; $R2 = result$ | lt               |                              |
|-----------------|------------------|------------------------------|
| DIFFOFSUMS      |                  |                              |
| STR R4, [S      | SP, #-4]!;       | save R4 on stack             |
| ADD R8, R(      | 0, R1 ;          | R8 = f + g                   |
| ADD R9, R2      | 2,R3;            | R9 = h + i                   |
| SUB R4, R8      | 8,R9;            | result = $(f + g) - (h + i)$ |
| MOV RO, R4      | 4 ;              | put return value in RO       |
| LDR R4, [S      | SP], <b>#4</b> ; | restore R4 from stack        |
| MOV PC, LI      | R ;              | return to caller             |

#### Notice code optimization for expanding/contracting stack



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <134>



# Nonleaf Function

#### **ARM Assembly Code**

- STR LR, [SP, #-4]!BL PROC2
  - ; store LR on stack
    - ; call another function

- . . .
- jr \$ra
- LDR LR, [SP], #4 ; restore LR from stack
  - ; return to caller





# Nonleaf Function Example

#### C Code

```
int f1(int a, int b) {
  int i, x;
 x = (a + b) * (a - b);
  for (i=0; i<a; i++)
    x = x + f2(b+i);
  return x;
}
int f2(int p) {
  int r;
  r = p + 5;
  return r + p;
}
```





# Nonleaf Function Example

#### C Code

```
int f1(int a, int b) {
  int i, x;
  x = (a + b) * (a - b);
  for (i=0; i<a; i++)
    x = x + f2(b+i);
  return x;
}
int f2(int p) {
  int r;
  r = p + 5;
  return r + p;
}
```

#### **ARM Assembly Code**

| ; R0=a | , R1=b, | , R4 | l=i, | R5=x | ;  | R0=p, | R4=: | r   |
|--------|---------|------|------|------|----|-------|------|-----|
| F1     |         |      |      |      | F2 | 2     |      |     |
| PUSH   | {R4,    | R5,  | LR]  | }    |    | PUSH  | {R4} |     |
| ADD    | R5,     | R0,  | R1   |      |    | ADD   | R4,  | R0, |
| SUB    | R12,    | R0,  | R1   |      |    | ADD   | R0,  | R4, |
| MUL    | R5,     | R5,  | R12  | 2    |    | POP   | {R4} |     |
| MOV    | R4,     | #0   |      |      |    | MOV   | PC,  | LR  |
| FOR    |         |      |      |      |    |       |      |     |
| CMP    | R4, H   | R0   |      |      |    |       |      |     |
| BGE    | RETU    | RN   |      |      |    |       |      |     |
| PUSH   | {R0, I  | R1}  |      |      |    |       |      |     |
| ADD    | R0, I   | R1,  | R4   |      |    |       |      |     |
| BL     | F2      |      |      |      |    |       |      |     |
| ADD    | R5, H   | R5,  | R0   |      |    |       |      |     |
| POP    | {R0, I  | R1}  |      |      |    |       |      |     |
| ADD    | R4, H   | R4,  | #1   |      |    |       |      |     |
| В      | FOR     |      |      |      |    |       |      |     |
| RETURN |         |      |      |      |    |       |      |     |
| MOV    | R0, H   | R5   |      |      |    |       |      |     |
| POP    | {R4, B  | R5,  | LR}  |      |    |       |      |     |
| MOV    | PC, I   | LR   |      |      |    |       |      |     |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



5

R0

# Nonleaf Function Example

#### **ARM Assembly Code**

| ;      | R0=a, | R1=k | D, R4  | 4=i, B | ۶5= | =X            |  |  |
|--------|-------|------|--------|--------|-----|---------------|--|--|
| F1     |       |      |        |        |     |               |  |  |
|        | PUSH  | {R4, | R5,    | , LR}  | ;   | save regs     |  |  |
|        | ADD   | R5,  | R0,    | , R1   | ;   | x = (a+b)     |  |  |
|        | SUB   | R12, | R0,    | , R1   | ;   | temp = (a-b)  |  |  |
|        | MUL   | R5,  | R5,    | , R12  | ;   | x = x * temp  |  |  |
|        | MOV   | R4,  | #0     |        | ;   | i = 0         |  |  |
| FO     | R     |      |        |        |     |               |  |  |
|        | CMP   | R4,  | R0     |        | ;   | i < a?        |  |  |
|        | BGE   | RETU | RETURN |        |     | no: exit loop |  |  |
|        | PUSH  | {R0, | R1}    |        | ;   | save regs     |  |  |
|        | ADD   | R0,  | R1,    | R4     | ;   | arg is b+i    |  |  |
|        | BL    | F2   |        |        | ;   | call f2(b+i)  |  |  |
|        | ADD   | R5,  | R5,    | R0     | ;   | x = x+f2(b+i) |  |  |
|        | POP   | {R0, | R1}    |        | ;   | restore regs  |  |  |
|        | ADD   | R4,  | R4,    | #1     | ;   | i++           |  |  |
|        | В     | FOR  |        |        | ;   | repeat loop   |  |  |
| RETURN |       |      |        |        |     |               |  |  |
|        | MOV   | R0,  | R5     |        | ;   | return x      |  |  |
|        | POP   | {R4, | R5,    | LR}    | ;   | restore regs  |  |  |
|        | MOV   | PC,  | LR     |        | ;   | return        |  |  |

| ; R0=p, R4=r |      |      |     |    |   |              |  |
|--------------|------|------|-----|----|---|--------------|--|
| E            | F2   |      |     |    |   |              |  |
|              | PUSH | {R4} |     |    | ; | save regs    |  |
|              | ADD  | R4,  | R0, | 5  | ; | r = p + 5    |  |
|              | ADD  | R0,  | R4, | RO | ; | return r+p   |  |
|              | POP  | {R4} |     |    | ; | restore regs |  |
|              | MOV  | PC,  | LR  |    | ; | return       |  |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <138>



# Stack during Nonleaf Function





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <139>



### **Recursive Function Call**

#### C Code

```
int factorial(int n) {
    if (n <= 1)
        return 1;
    else
        return (n * factorial(n-1));
}</pre>
```





### **Recursive Function Call**

#### **ARM Assembly Code**

| 0x94          | FACTORIAL | STR | R0,  | [SP,  | <b>#</b> -4]! |
|---------------|-----------|-----|------|-------|---------------|
| <b>0x98</b>   |           | STR | LR,  | [SP,  | <b>#</b> -4]! |
| 0x9C          |           | CMP | R0,  | #2    |               |
| $0 \times A0$ |           | BHS | ELSI | -     |               |
| 0xA4          |           | MOV | R0,  | #1    |               |
| 0xA8          |           | ADD | SP,  | SP,   | #8            |
| 0xAC          |           | MOV | PC,  | LR    |               |
| 0xB0          | ELSE      | SUB | R0,  | R0,   | #1            |
| <b>0xB4</b>   |           | BL  | FAC  | FORIA | L             |
| <b>0xB8</b>   |           | LDR | LR,  | [SP]  | <b>,</b> #4   |
| 0xBC          |           | LDR | R1,  | [SP]  | <b>,</b> #4   |
| 0xC0          |           | MUL | R0,  | R1,   | R0            |
| 0xC4          |           | MOV | PC,  | LR    |               |
|               |           |     |      |       |               |

;store R0 on stack ;store LR on stack ;set flags with R0-2 ;if (r0>=2) branch to else ; otherwise return 1 ; restore SP 1 ; return ; n = n - 1 ; recursive call ; restore LR ; restore R0 (n) into R1 ; R0 = n\*factorial(n-1) ; return



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <141>



# Recursive Function Call

#### C Code

#### **ARM Assembly Code**

| int factorial(int n) {       | <b>0x94</b> FACTORIAL | STR | R0,  | [SP, <b>#-</b> 4]! |
|------------------------------|-----------------------|-----|------|--------------------|
|                              | 0x98                  | STR | LR,  | [SP, <b>#-</b> 4]! |
| if (n <= 1)                  | 0x9C                  | СМР | R0,  | #2                 |
| return 1;                    | 0xA0                  | BHS | ELSE | Z                  |
|                              | 0xA4                  | MOV | R0,  | #1                 |
|                              | 0xA8                  | ADD | SP,  | SP, #8             |
|                              | 0xAC                  | MOV | PC,  | LR                 |
| else                         | <b>0xBO</b> ELSE      | SUB | R0,  | RO, #1             |
| return (n * factorial(n-1)); | 0xB4                  | BL  | FACI | CORIAL             |
| }                            | 0xB8                  | LDR | LR,  | [SP] <b>,</b> #4   |
|                              | 0xBC                  | LDR | R1,  | [SP] <b>,</b> #4   |
|                              | 0xC0                  | MUL | R0,  | R1, R0             |
|                              | 0xC4                  | MOV | PC,  | LR                 |
|                              |                       |     |      |                    |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <142>



# Stack during Recursive Call





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <143>



# **Function Call Summary**

#### • Caller

- Puts arguments in R0-R3
- Saves any needed registers (LR, maybe R0-R3, R8-R12)
- Calls function: BL CALLEE
- Restores registers
- Looks for result in R0

#### Callee

- Saves registers that might be disturbed (R4-R7)
- Performs function
- Puts result in R0
- Restores registers
- Returns: MOV PC, LR




### How to Encode Instructions?



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <145>



## How to Encode Instructions?

- Design Principle 1: Regularity supports design simplicity
  - 32-bit data, 32-bit instructions
  - For design simplicity, would prefer a single instruction format but...





## How to Encode Instructions?

- Design Principle 1: Regularity supports design simplicity
  - 32-bit data, 32-bit instructions
  - For design simplicity, would prefer a single instruction format but...
  - Instructions have different needs





# Design Principle 4

#### Good design demands good compromises

- Multiple instruction formats allow flexibility
  - ADD, SUB: use 3 register operands
  - LDR, STR: use 2 register operands and a constant
- Number of instruction formats kept small
  - to adhere to design principles 1 and 3 (regularity supports design simplicity and smaller is faster)





# Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
  - Simplicity favors regularity: 32-bit data & instructions

### • 3 instruction formats:

- Data-processing
- Memory
- Branch





### **Instruction Formats**

- Data-processing
- Memory
- Branch





## **Data-processing Instruction Format**

#### • Operands:

- **Rn**: first source register
- Src2: second source register or immediate
- *Rd*: destination register

### • Control fields:

- cond: specifies conditional execution
- **op:** the operation code or opcode
- *funct*: the *function*/operation to perform

#### **Data-processing**

| 31:28  | 27:26  | 25:20  | 19:16  | 15:12  | 11:0    |
|--------|--------|--------|--------|--------|---------|
| cond   | ор     | funct  | Rn     | Rd     | Src2    |
| 4 bits | 2 bits | 6 bits | 4 bits | 4 bits | 12 bits |







## Data-processing Control Fields

- op = 00<sub>2</sub> for data-processing (DP) instructions
- *funct* is composed of *cmd*, *I*-bit, and *S*-bit







# Data-processing Control Fields

- **op** = **00**<sub>2</sub> for data-processing (DP) instructions
- *funct* is composed of *cmd*, *I*-bit, and *S*-bit
  - *cmd:* specifies the specific data-processing instruction. For example,
    - cmd = 0100<sub>2</sub> for ADD
    - *cmd* = 0010<sub>2</sub> for SUB
  - I-bit
    - I = 0: Src2 is a register
    - I = 1: Src2 is an immediate
  - S-bit: 1 if sets condition flags
    - S = 0: SUB R0, R5, R7
    - S = 1: ADDS R8, R2, R4 or CMP R3, #10







### Data-processing Src2 Variations

- Src2 can be:
  - Immediate
  - Register
  - Register-shifted register





Chapter 6 <154>



### Data-processing Src2 Variations

- Src2 can be:
  - Immediate
  - Register
  - Register-shifted register





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <155>



### Immediate Src2

#### Immediate encoded as:

- *imm8*: 8-bit unsigned immediate
- rot: 4-bit rotation value
- **32-bit constant is:** *imm8* **ROR** (*rot* × 2)







### Immediate Src2

- Immediate encoded as:
  - *imm8*: 8-bit unsigned immediate
  - rot: 4-bit rotation value
- **32-bit constant is:** *imm8* **ROR** (*rot* × 2)
- **Example:** *imm8* = abcdefgh

| rot  | 32-bit constant                         |
|------|---|
| 0000 | 0000 0000 0000 0000 0000 0000 abcd efgh |
| 0001 | gh00 0000 0000 0000 0000 0000 00ab cdef |
|      |   |
| 1111 | 0000 0000 0000 0000 0000 00ab cdef gh00 |





### Immediate Src2

- Immediate encoded as:
  - *imm8*: 8-bit unsigned immediate
  - rot: 4-bit rotation value

**ROR by X = ROL by (32-X) Ex:** ROR by 30 = ROL by 2

- **32-bit constant is:** *imm8* **ROR** (*rot* × 2)
- **Example:** *imm8* = abcdefgh

| rot  | 32-bit constant                         |
|------|---|
| 0000 | 0000 0000 0000 0000 0000 0000 abcd efgh |
| 0001 | gh00 0000 0000 0000 0000 0000 00ab cdef |
|      |   |
| 1111 | 0000 0000 0000 0000 0000 00ab cdef gh00 |







#### ADD R0, R1, #42

- **cond** =  $1110_2$  (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0100<sub>2</sub> (4) for ADD
- Src2 is an immediate so I = 1
- *Rd* = 0, *Rn* = 1
- *imm8* = 42, *rot* = 0





#### ADD R0, R1, #42

- **cond** =  $1110_2$  (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0100<sub>2</sub> (4) for ADD
- Src2 is an immediate so I = 1
- *Rd* = 0, *Rn* = 1
- *imm8* = 42, *rot* = 0

#### **Field Values**

| 31:28             | 27:26 | 25 | 24:21             | 20 | 19:16 | 15:12 | 11:8   | 7:0      |  |
|-------------------|-------|----|-------------------|----|-------|-------|--------|----------|--|
| 1110 <sub>2</sub> | 002   | 1  | 0100 <sub>2</sub> | 0  | 1     | 0     | 0      | 42       |  |
| cond              | ор    | Ι  | cmd               | S  | Rn    | Rd    | shamt5 | sh Rm    |  |
| 1110              | 00    | 1  | 0100              | 0  | 0001  | 0000  | 0000   | 00101010 |  |





#### ADD R0, R1, #42

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0100<sub>2</sub> (4) for ADD
- Src2 is an immediate so I = 1
- *Rd* = 0, *Rn* = 1
- *imm8* = 42, *rot* = 0

#### **Field Values**

| 31:28             | 27:26 | 25 | 24:21             | 20 | 19:16 | 15:12 | 11:8   | 7:0      |
|-------------------|-------|----|-------------------|----|-------|-------|--------|----------|
| 1110 <sub>2</sub> | 002   | 1  | 0100 <sub>2</sub> | 0  | 1     | 0     | 0      | 42       |
| cond              | ор    | I  | cmd               | S  | Rn    | Rd    | shamt5 | sh Rm    |
| 1110              | 00    | 1  | 0100              | 0  | 0001  | 0000  | 0000   | 00101010 |
|                   | •     | -  |                   |    |       |       |        | -        |

#### 0xE281002A



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <161>



#### SUB R2, R3, #0xFF0

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0010<sub>2</sub> (2) for SUB
- Src2 is an immediate so I=1
- *Rd* = 2, *Rn* = 3
- *imm8* = 0xFF
- *imm8* must be rotated right by 28 to produce 0xFF0, so *rot* = 14





#### SUB R2, R3, #0xFF0

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0010<sub>2</sub> (2) for SUB
- Src2 is an immediate so I=1
- *Rd* = 2, *Rn* = 3
- *imm8* = 0xFF
- *imm8* must be rotated right by 28 to produce 0xFF0, so *rot* = 14



**ROR by 28 =** 

ROL by (32-28) = 4



#### SUB R2, R3, #0xFF0

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0010<sub>2</sub> (2) for SUB
- Src2 is an immediate so I=1
- *Rd* = 2, *Rn* = 3
- *imm8* = 0xFF
- *imm8* must be rotated right by 28 to produce 0xFF0, so *rot* = 14

#### **Field Values**

| 31:28             | 27:26 | 25 | 24:21             | 20 | 19:16 | 15:12 | 11:8 | 7:0      |
|-------------------|-------|----|-------------------|----|-------|-------|------|----------|
| 1110 <sub>2</sub> | 002   | 1  | 0010 <sub>2</sub> | 0  | 3     | 2     | 14   | 255      |
| cond              | ор    | I  | cmd               | S  | Rn    | Rd    | rot  | imm8     |
| 1110              | 00    | 1  | 0010              | 0  | 0011  | 0010  | 1110 | 11111111 |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

**ROR by 28 =** 

ROL by (32-28) = 4



#### SUB R2, R3, #0xFF0

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0010<sub>2</sub> (2) for SUB
- Src2 is an immediate so I=1
- *Rd* = 2, *Rn* = 3
- *imm8* = 0xFF
- *imm8* must be rotated right by 28 to produce 0xFF0, so *rot* = 14

#### **Field Values**

| 31:28             | 27:26 | 25 | 24:21             | 20 | 19:16 | 15:12 | 11:8 | 7:0      |
|-------------------|-------|----|-------------------|----|-------|-------|------|----------|
| 1110 <sub>2</sub> | 002   | 1  | 0010 <sub>2</sub> | 0  | 3     | 2     | 14   | 255      |
| cond              | ор    | I  | cmd               | S  | Rn    | Rd    | rot  | imm8     |
| 1110              | 00    | 1  | 0010              | 0  | 0011  | 0010  | 1110 | 11111111 |
| 0xE2432EFF        |       |    |                   |    |       |       |      |          |



**ROR by 28 =** 

ROL by (32-28) = 4



- Src2 can be:
  - Immediate
  - Register
  - Register-shifted register





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <166>



- *Rm*: the second source operand
- *shamt5*: the amount Rm is shifted
- *sh*: the type of shift (i.e., >>, <<, >>>, ROR)





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <167>



- *Rm*: the second source operand
- *shamt5*: the amount rm is shifted
- *sh*: the type of shift (i.e., >>, <<, >>>, ROR)

#### First, consider unshifted versions of Rm (shamt5=0, sh=0)





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <168>



#### ADD R5, R6, R7

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0100<sub>2</sub> (4) for ADD
- Src2 is a register so I=0
- *Rd* = 5, *Rn* = 6, *Rm* = 7
- *shamt* = 0, *sh* = 0





#### ADD R5, R6, R7

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0100<sub>2</sub> (4) for ADD
- Src2 is a register so I=0
- *Rd* = 5, *Rn* = 6, *Rm* = 7
- *shamt* = 0, *sh* = 0

#### **Field Values**

| 31:28             | 27:26 25 | 5 24:21 | 20 | 19:16 | 15:12 | 11:7   | 6:5 | 4 | 3:0  |
|-------------------|----------|---------|----|-------|-------|--------|-----|---|------|
| 1110 <sub>2</sub> | 002 0    | 01002   | 0  | 6     | 5     | 0      | 0   | 0 | 7    |
| cond              | op I     | cmd     | S  | Rn    | Rd    | shamt5 | sh  |   | Rm   |
| 1110              | 00 0     | 0100    | 0  | 0110  | 0101  | 00000  | 00  | 0 | 0111 |





#### ADD R5, R6, R7

- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 0100<sub>2</sub> (4) for ADD
- Src2 is a register so I=0
- *Rd* = 5, *Rn* = 6, *Rm* = 7
- *shamt* = 0, *sh* = 0

#### **Field Values**

| 31:28             | 27:26 25 | 24:21 | 20 | 19:16 | 15:12 | 11:7   | 6:5 | 4 | 3:0  |
|-------------------|----------|-------|----|-------|-------|--------|-----|---|------|
| 1110 <sub>2</sub> | 002 0    | 01002 | 0  | 6     | 5     | 0      | 0   | 0 | 7    |
| cond              | op I     | cmd   | S  | Rn    | Rd    | shamt5 | sh  |   | Rm   |
| 1110              | 00 0     | 0100  | 0  | 0110  | 0101  | 00000  | 00  | 0 | 0111 |

#### **0xE0865007**



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <171>



- *Rm*: the second source operand
- *shamt5*: the amount Rm is shifted
- *sh*: the type of shift







Now, consider shifted versions.

Chapter 6 <172>



ORR R9, R5, R3, LSR #2

- **Operation:** R9 = R5 OR (R3 >> 2)
- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* = 1100<sub>2</sub> (12) for ORR
- Src2 is a register so I=0
- *Rd* = 9, *Rn* = 5, *Rm* = 3
- *shamt5* = 2, *sh* = 01<sub>2</sub> (LSR)







### DP with Register-shifted Reg. Src2

- Src2 can be:
  - Immediate
  - Register
  - Register-shifted register



### DP with Register-shifted Reg. Src2

#### EOR R8, R9, R10, ROR R12

- **Operation:** R8 = R9 XOR (R10 ROR R12)
- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- *cmd* **= 0001**<sub>2</sub> (1) for EOR
- Src2 is a register so I=0
- *Rd* = 8, *Rn* = 9, *Rm* = 10, *Rs* = 12
- *sh* = 11<sub>2</sub> (ROR)

#### Data-processing





Chapter 6 <175>

### Shift Instructions Encoding

| Shift Type | sh  |
|------------|-----|
| LSL        | 002 |
| LSR        | 012 |
| ASR        | 102 |
| ROR        | 112 |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <176>



## Shift Instructions: Immediate shamt

#### ROR R1, R2, #23

- **Operation:** R1 = R2 ROR 23
- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- cmd = 1101<sub>2</sub> (13) for all shifts (LSL, LSR, ASR, and ROR)
- Src2 is an immediate-shifted register so I=0
- *Rd* = 1, *Rn* = 0, *Rm* = 2
- *shamt5* = 23, *sh* = 11<sub>2</sub> (ROR)

#### **Data-processing** 31:28 27:26 25 24:21 20 19:16 15:12 11:0 11:7 6:5 3:0 ор S Rd Src2 Register Rn shamt5 sh | 0 Rm cond cmd 00 funct I = 0

#### 1110 00 0 1101 0 0000 0001 10111 11 0 0010 **0xE1A01BE2**





## Shift Instructions: Immediate shamt

#### ROR R1, R2, #23

- **Operation:** R1 = R2 ROR 23
- **cond** =  $1110_2$  (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- cmd = 1101<sub>2</sub> (13) for all shifts (LSL, LSR, ASR, and ROR)

11:0

Src2

I = 0

- Src2 is an immediate-shifted register so I=0
- *Rd* = 1, *Rn* = 0, *Rm* = 2
- *shamt5* = 23, *sh* = 11<sub>2</sub> (ROR)

15:12

Rd

**Data-processing** 

19:16

Rn

#### Uses (immediateshifted) register Src2 encoding



#### 1110 00 0 1101 0 0000 0001 10111 11 0 0010 0xE1A01BE2



31:28

cond

27:26 25

ор

00

24:21

cmd

funct

20

S

Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <178>



### Shift Instructions: Register shamt

#### ASR R5, R6, R10

- **Operation:** R5 = R6 >>> R10<sub>7:0</sub>
- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- cmd = 1101<sub>2</sub> (13) for all shifts (LSL, LSR, ASR, and ROR)
- Src2 is a register so I=0
- *Rd* = 5, *Rn* = 0, *Rm* = 6, *Rs* = 10
- *sh* = 10<sub>2</sub> (ASR)

#### **Data-processing** 31:28 27:26 25 24:21 11:0 20 19:16 15:12 ор S Rd Src2 Rn cond cmd 00 funct I = 011:8 7 6:5 4 3:0 1110 00 0 1101 0 0000 0101 1010 0 10 1 0110 Rs 0 sh Rm **0xE1A05A56** Register-shifted Register





## Shift Instructions: Register shamt

#### ASR R5, R6, R10

- **Operation:** R5 = R6 >>> R10<sub>7:0</sub>
- **cond** = 1110<sub>2</sub> (14) for unconditional execution
- **op** = 00<sub>2</sub> (0) for data-processing instructions
- cmd = 1101<sub>2</sub> (13) for all shifts (LSL, LSR, ASR, and ROR)
- Src2 is a register so I=0

**Data-processing** 

• *Rd* = 5, *Rn* = 0, *Rm* = 6, *Rs* = 10

#### Uses registershifted register Src2 encoding

ELSEVI


## **Review:** Data-processing Format

- Src2 can be:
  - Immediate
  - Register
  - Register-shifted register





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <181>



## **Instruction Formats**

- Data-processing
- Memory
- Branch





## Memory Instruction Format

### **Encodes:** LDR, STR, LDRB, STRB

- **op** = 01<sub>2</sub>
- *Rn* = base register
- *Rd* = destination (load), source (store)
- Src2 = offset
- *funct* = 6 control bits









### **Recall: Address = Base Address + Offset**

- Example: LDR R1, [R2, #4]
  Base Address = R2, Offset = 4
  Address = (R2 + 4)
- Base address always in a register
- The offset can be:
  - an immediate
  - a register
  - or a scaled (shifted) register





## Offset Examples

| ARM As  | sembly             | Memory Address   |
|---------|--------------------|------------------|
| LDR R0, | [R3, #4]           | R3 + 4           |
| LDR R0, | [R5, #-16]         | R5 – 16          |
| LDR R1, | [R6, R7]           | R6 + R7          |
| LDR R2, | [R8, -R9]          | R8 – R9          |
| LDR R3, | [R10, R11, LSL #2] | R10 + (R11 << 2) |
| LDR R4, | [R1, -R12, ASR #4] | R1-(R12 >>> 4)   |
| LDR R0, | [R9]               | R9               |





## Memory Instruction Format

### **Encodes:** LDR, STR, LDRB, STRB

- **op** = 01<sub>2</sub>
- *Rn* = base register
- *Rd* = destination (load), source (store)
- Src2 = offset: register (optionally shifted) or immediate
- *funct* = 6 control bits







# Indexing Modes

| Mode      | Address                | Base Reg. Update       |
|-----------|------------------------|------------------------|
| Offset    | Base register ± Offset | No change              |
| Preindex  | Base register ± Offset | Base register ± Offset |
| Postindex | Base register          | Base register ± Offset |

### **Examples**

- **Offset:** LDR R1, [R2, #4] ; R1 = mem[R2+4]
- **Preindex:** LDR R3, [R5, #16]! ; R3 = mem[R5+16] ; R5 = R5 + 16
- **Postindex:** LDR R8, [R1], #8 ; R8 = mem[R1]
  - ; R1 = R1 + 8





## Memory Instruction Format

### • funct:

- *Ī*: Immediate bar
- **P:** Preindex
- *U*: Add
- **B**: Byte
- W: Writeback
- *L*: Load

#### Memory







## Memory Format *funct* Encodings

### **Type of Operation**

| L | B | Instruction |
|---|---|-------------|
| 0 | 0 | STR         |
| 0 | 1 | STRB        |
| 1 | 0 | LDR         |
| 1 | 1 | LDRB        |





# Memory Format *funct* Encodings

### **Type of Operation**

| L | B | Instruction |
|---|---|-------------|
| 0 | 0 | STR         |
| 0 | 1 | STRB        |
| 1 | 0 | LDR         |
| 1 | 1 | LDRB        |

### **Indexing Mode**

| Ρ | W | Indexing Mode |
|---|---|---------------|
| 0 | 1 | Not supported |
| 0 | 0 | Postindex     |
| 1 | 0 | Offset        |
| 1 | 1 | Preindex      |





# Memory Format *funct* Encodings

### **Type of Operation**

| L | B | Instruction |
|---|---|-------------|
| 0 | 0 | STR         |
| 0 | 1 | STRB        |
| 1 | 0 | LDR         |
| 1 | 1 | LDRB        |

### **Indexing Mode**

| Ρ | W | Indexing Mode |
|---|---|---------------|
| 0 | 1 | Not supported |
| 0 | 0 | Postindex     |
| 1 | 0 | Offset        |
| 1 | 1 | Preindex      |

### **Add/Subtract Immediate/Register Offset**

| Value | T                        | U                         |
|-------|--------------------------|---------------------------|
| 0     | Immediate offset in Src2 | Subtract offset from base |
| 1     | Register offset in Src2  | Add offset to base        |





## Memory Instruction Format

### **Encodes:** LDR, STR, LDRB, STRB

- **op** = 01<sub>2</sub>
- *Rn* = base register
- *Rd* = destination (load), source (store)
- Src2 = offset: immediate or register (optionally shifted)
- **funct** =  $\overline{I}$  (immediate bar), *P* (preindex), *U* (add),
  - B (byte), W (writeback), L (load)







## Memory Instr. with Immediate Src2

#### STR R11, [R5], #-26

- **Operation:** mem[R5] <= R11; R5 = R5 26
- **cond** =  $1110_2$  (14) for unconditional execution
- $op = 01_2$  (1) for memory instruction
- *funct* = 000000<sub>2</sub> (0)
   *I* = 0 (immediate offset), *P* = 0 (postindex),
   *U* = 0 (subtract), *B* = 0 (store word), *W* = 0 (postindex),
   *L* = 0 (store)





## Memory Instr. with Immediate Src2

#### STR R11, [R5], #-26

- **Operation:** mem[R5] <= R11; R5 = R5 26
- **cond** =  $1110_2$  (14) for unconditional execution
- $op = 01_2$  (1) for memory instruction
- *funct* = 000000<sub>2</sub> (0)
   *I* = 0 (immediate offset), *P* = 0 (postindex),
   *U* = 0 (subtract), *B* = 0 (store word), *W* = 0 (postindex),
   *L* = 0 (store)

#### **Field Values**

| 31:28             | 27:26           | 25:20    | 19:16 | 15:12 | 11:0           |
|-------------------|-----------------|----------|-------|-------|----------------|
| 1110 <sub>2</sub> | 01 <sub>2</sub> | 00000002 | 5     | 11    | 26             |
| cond              | ор              | ĪPUBWL   | Rn    | Rd    | imm12          |
| 1110              | 01              | 000000   | 0101  | 1011  | 0000 0001 1010 |
| Е                 |                 | 4 0      | 5     | В     | 0 1 A          |





## Memory Instr. with Register Src2

#### LDR R3, [R4, R5]

- **Operation:** R3 <= mem[R4 + R5]
- **cond** =  $1110_2$  (14) for unconditional execution
- $op = 01_2$  (1) for memory instruction
- *funct* = 111001<sub>2</sub> (57)
   *I* = 1 (register offset), *P* = 1 (offset indexing),
   *U* = 1 (add), *B* = 0 (load word), *W* = 0 (offset indexing),
   *L* = 1 (load)
- **Rd** = 3, **Rn** = 4, **Rm** = 5 (*shamt5* = 0, *sh* = 0)

1110 01 111001 0100 0011 00000 00 0 0101 = **0xE7943005** 



## Memory Instr. with Scaled Reg. Src2

#### STR R9, [R1, R3, LSL #2]

- **Operation:** mem[R1 + (R3 << 2)] <= R9
- **cond** =  $1110_2$  (14) for unconditional execution
- $op = 01_2$  (1) for memory instruction
- *funct* = 111000<sub>2</sub>(0)
   *I* = 1 (register offset), *P* = 1 (offset indexing),
   *U* = 1 (add), *B* = 0 (store word), *W* = 0 (offset indexing),
   *L* = 0 (store)
- *Rd* = 9, *Rn* = 1, *Rm* = 3, *shamt* = 2, *sh* = 00<sub>2</sub> (LSL)
- 1110 01 111000 0001 1001 00010 00 0 0011 = **0xE7819103**

ELSEVIE



## **Review: Memory Instruction Format**

### **Encodes:** LDR, STR, LDRB, STRB

- **op** = 01<sub>2</sub>
- *Rn* = base register
- *Rd* = destination (load), source (store)
- *Src2* = offset: register (optionally shifted) or immediate
- funct = 1 (immediate bar), P (preindex), U (add),
  - B (byte), W (writeback), L (load)







## **Instruction Formats**

- Data-processing
- Memory
- Branch





## **Branch Instruction Format**

### Encodes ${\tt B} \text{ and } {\tt BL}$

- **op** = 10<sub>2</sub>
- imm24: 24-bit immediate
- *funct* = 1L<sub>2</sub>: *L* = 1 for BL, *L* = 0 for B

#### Branch







## **Encoding Branch Target Address**

- Branch Target Address (BTA): Next PC when branch taken
- BTA is relative to current PC + 8
- *imm24* encodes BTA
- *imm24* = # of words BTA is away from PC+8





### **ARM assembly code**

| $0 \times A0$ |       | BLT | THE | RE  |    | ← PC   |
|---------------|-------|-----|-----|-----|----|--------|
| 0xA4          |       | ADD | R0, | R1, | R2 |        |
| <b>0xA8</b>   |       | SUB | R0, | R0, | R9 | ← PC+8 |
| 0xAC          |       | ADD | SP, | SP, | #8 |        |
| <b>0xB0</b>   |       | MOV | PC, | LR  |    |        |
| <b>0xB4</b>   | THERE | SUB | R0, | R0, | #1 | ← BTA  |
| <b>0xB8</b>   |       | BL  | TES | Г   |    |        |

• PC = 0xA0

- PC + 8 = 0xA8
- THERE label is 3 instructions past PC+8
- So, *imm24* = 3





### **ARM assembly code**

| $0 \times 0$ |       | BLT | THE  | RE  |    | ← PC   |
|--------------|-------|-----|------|-----|----|--------|
| 0xA4         |       | ADD | R0,  | R1, | R2 |        |
| 0xA8         |       | SUB | R0,  | R0, | R9 | ← PC+8 |
| 0xAC         |       | ADD | SP,  | SP, | #8 |        |
| <b>0xB0</b>  |       | MOV | PC,  | LR  |    |        |
| 0xB4         | THERE | SUB | R0,  | R0, | #1 | ← BTA  |
| <b>0xB8</b>  |       | BL  | TESI | Г   |    |        |

### • PC = 0xA0

- PC + 8 = 0xA8
- THERE label is 3 instructions past PC+8
- So, *imm24* = 3

#### **Field Values**

| 31:28             | 27:26           | 25:24 | 23:0                          |
|-------------------|-----------------|-------|-------------------------------|
| 1011 <sub>2</sub> | 10 <sub>2</sub> | 102   | 3                             |
| cond              | ор              | fund  | ct imm24                      |
| 1011              | 10              | 10    | 0000 0000 0000 0000 0000 0011 |





### **ARM assembly code**

| $0 \times 0$ |       | BLT | THE  | RE  |    | ← PC   |
|--------------|-------|-----|------|-----|----|--------|
| 0xA4         |       | ADD | R0,  | R1, | R2 |        |
| 0xA8         |       | SUB | R0,  | R0, | R9 | ← PC+8 |
| 0xAC         |       | ADD | SP,  | SP, | #8 |        |
| <b>0xB0</b>  |       | MOV | PC,  | LR  |    |        |
| 0xB4         | THERE | SUB | R0,  | R0, | #1 | ← BTA  |
| <b>0xB8</b>  |       | BL  | TESI | Г   |    |        |

### • PC = 0xA0

- PC + 8 = 0xA8
- THERE label is 3 instructions past PC+8
- So, *imm24* = 3

#### **Field Values**

|            | 23:0                          | 7:26 25:24                     | 31:28 27:2           | 3  |
|------------|-------------------------------|--------------------------------|----------------------|----|
|            | 3                             | 0 <sub>2</sub> 10 <sub>2</sub> | 1011 <sub>2</sub> 10 | 1( |
|            | imm24                         | opfunct                        | cond op              | CC |
| 0xBA000003 | 0000 0000 0000 0000 0000 0011 | 0 10                           | 1011 10              | 1  |





### **ARM assembly code**

| 0x8040 TEST | LDRB | R5, | [RO, R3] ← <b>BTA</b> |
|-------------|------|-----|-----------------------|
| 0x8044      | STRB | R5, | [R1, R3]              |
| 0x8048      | ADD  | R3, | R3, #1                |
| 0x8044      | MOV  | PC, | LR                    |
| 0x8050      | BL   | TES | Г ← РС                |
| 0x8054      | LDR  | R3, | [R1] <b>,</b> #4      |
| 0x8058      | SUB  | R4, | R3, #9 ← <b>PC+8</b>  |

- PC = 0x8050
- PC + 8 = 0x8058
- TEST label is 6 instructions before PC+8
- So, *imm24* = -6





### **ARM assembly code**

| 0x8040 [ | FEST | LDRB | R5,  | [R0,  | R3] <b>← BTA</b> |
|----------|------|------|------|-------|------------------|
| 0x8044   |      | STRB | R5,  | [R1,  | R3]              |
| 0x8048   |      | ADD  | R3,  | R3, = | #1               |
| 0x8044   |      | MOV  | PC,  | LR    |                  |
| 0x8050   |      | BL   | TEST | Γ     | ← PC             |
| 0x8054   |      | LDR  | R3,  | [R1]  | <b>,</b> #4      |
| 0x8058   |      | SUB  | R4,  | R3, = | #9 <b>← PC+8</b> |

- PC = 0x8050
- PC + 8 = 0x8058
- TEST label is 6 instructions before PC+8
- So, *imm24* = -6

### **Field Values**

| 31:28             | 27:26           | 25:24           | 23:0                          |
|-------------------|-----------------|-----------------|-------------------------------|
| 1110 <sub>2</sub> | 10 <sub>2</sub> | 11 <sub>2</sub> | -6                            |
| cond              | op <sup>.</sup> | fund            | t imm24                       |
| 1110              | 10              | 11              | 1111 1111 1111 1111 1111 1010 |





### **ARM assembly code**

| 0x8040 | TEST | LDRB | R5,  | [R0,  | R3] <b>← BTA</b> |
|--------|------|------|------|-------|------------------|
| 0x8044 |      | STRB | R5,  | [R1,  | R3]              |
| 0x8048 |      | ADD  | R3,  | R3, = | #1               |
| 0x8044 |      | MOV  | PC,  | LR    |                  |
| 0x8050 |      | BL   | TEST | Γ     | ← PC             |
| 0x8054 |      | LDR  | R3,  | [R1]  | <b>,</b> #4      |
| 0x8058 |      | SUB  | R4,  | R3, = | #9 <b>← PC+8</b> |

- PC = 0x8050
- PC + 8 = 0x8058
- TEST label is 6 instructions before PC+8
- So, *imm24* = -6

### **Field Values**

| 31:28             | 27:26           | 25:24           | 23:0                          |                  |
|-------------------|-----------------|-----------------|-------------------------------|------------------|
| 1110 <sub>2</sub> | 10 <sub>2</sub> | 11 <sub>2</sub> | -6                            |                  |
| cond              | op <sup>·</sup> | funo            | ot imm24                      |                  |
| 1110              | 10              | 11              | 1111 1111 1111 1111 1111 1010 | <b>OxEBFFFFA</b> |





## **Review: Instruction Formats**







## **Conditional Execution**

### Encode in cond bits of machine instruction

#### For example,

| ANDEQ | R1, | R2, | R3   | ( <i>cond</i> = 0000) |
|-------|-----|-----|------|-----------------------|
| ORRMI | R4, | R5, | #0xF | ( <i>cond</i> = 0100) |
| SUBLT | R9, | R3, | R8   | ( <i>cond</i> = 1011) |





## **Review: Condition Mnemonics**

| cond | Mnemonic     | Name                                | CondEx                           |
|------|--------------|-------------------------------------|----------------------------------|
| 0000 | EQ           | Equal                               | Ζ                                |
| 0001 | NE           | Not equal                           | $\bar{Z}$                        |
| 0010 | CS / HS      | Carry set / Unsigned higher or same | С                                |
| 0011 | CC / LO      | Carry clear / Unsigned lower        | Ē                                |
| 0100 | MI           | Minus / Negative                    | N                                |
| 0101 | PL           | Plus / Positive of zero             | $\overline{N}$                   |
| 0110 | VS           | Overflow / Overflow set             | V                                |
| 0111 | VC           | No overflow / Overflow clear        | $\overline{V}$                   |
| 1000 | н            | Unsigned higher                     | ΖC                               |
| 1001 | LS           | Unsigned lower or same              | $Z OR \overline{C}$              |
| 1010 | GE           | Signed greater than or equal        | $\overline{N \oplus V}$          |
| 1011 | LT           | Signed less than                    | $N \oplus V$                     |
| 1100 | GT           | Signed greater than                 | $\bar{Z}(\overline{N \oplus V})$ |
| 1101 | LE           | Signed less than or equal           | $Z \ OR \ (N \oplus V)$          |
| 1110 | AL (or none) | Always / unconditional              | ignored                          |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 C

Chapter 6 <209>



## **Conditional Execution: Machine Code**

#### **Assembly Code**

#### **Field Values**



#### **Machine Code**

| 31:28 | 27:26 | 25 | 24:21 | 20 | 19:16 | 15:12 | 11:7   | 6:5 | 4 | 3:0  |              |
|-------|-------|----|-------|----|-------|-------|--------|-----|---|------|--------------|
| 1110  | 00    | 0  | 0010  | 0  | 0010  | 0001  | 00000  | 00  | 0 | 0011 | (0xE0421003) |
| 0000  | 00    | 0  | 0100  | 0  | 0101  | 0100  | 00000  | 00  | 0 | 0110 | (0x00854006) |
| 0010  | 00    | 0  | 0000  | 0  | 0101  | 0111  | 00000  | 00  | 0 | 0110 | (0x20057006) |
| 0100  | 00    | 0  | 1100  | 0  | 0101  | 1000  | 00000  | 00  | 0 | 0110 | (0x41858006) |
| 1011  | 00    | 0  | 0001  | 0  | 0101  | 1001  | 00000  | 00  | 0 | 0110 | (0xB0259006) |
| cond  | ор    | Ι  | cmd   | S  | rn    | rd    | shamt5 | sh  |   | rm   |              |



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Chapter 6 <210>



## Interpreting Machine Code

### • Start with op: tells how to parse rest

- op = 00 (Data-processing)
- **op** = 01 (Memory)
- *op* = 10 (Branch)
- I-bit: tells how to parse Src2

### • Data-processing instructions:

If *I*-bit is 0, bit 4 determines if *Src2* is a register (bit 4 = 0) or a register-shifted register (bit 4 = 1)

### • Memory instructions:

Examine *funct* bits for indexing mode, instruction, and add or subtract offset





### 0xE0475001



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <212>



### 0xE0475001

• **Start with** *op***:** 00<sub>2</sub>, so data-processing instruction



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <213>



### **0xE0475001**

- **Start with** *op***:** 00<sub>2</sub>, so data-processing instruction
- *I*-bit: 0, so *Src2* is a register
- **bit 4:** 0, so *Src2* is a register (optionally shifted by *shamt5*)







### **0xE0475001**

- **Start with** *op***:** 00<sub>2</sub>, so data-processing instruction
- *I*-bit: 0, so *Src2* is a register
- **bit 4:** 0, so *Src2* is a register (optionally shifted by *shamt5*)
- *cmd*: 0010<sub>2</sub> (2), so SUB
- Rn=7, Rd=5, Rm=1, *shamt5* = 0, *sh* = 0
- So, instruction is: SUB R5, R7, R1







### 0xE5949010



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <216>


## Interpreting Machine Code: Example 2

#### 0xE5949010

- **Start with** *op***:** 01<sub>2</sub>, so memory instruction
- *funct*: *B*=0, *L*=1, so LDR; *P*=1, *W*=0, so offset indexing;
   *I*=0, so immediate offset, *U*=1, so add offset
- **Rn**=4, **Rd**=9, *imm12* = 16
- So, instruction is: LDR R9, [R4, #16]

| Machine Code  |             |        |                    |             |      |      |      |                   | Field Values    |                |       |       |       |
|---------------|-------------|--------|--------------------|-------------|------|------|------|-------------------|-----------------|----------------|-------|-------|-------|
| cond<br>31:28 | ор<br>27:26 |        | <b>Rn</b><br>19:16 | Rd<br>15:12 | iı   | mm12 | 2    | 31:28             | 27:26           | 25:20          | 19:16 | 15:12 | 11:0  |
| 1110          | 01          | 011001 | 0100               | 1001        | 0000 | 0001 | 0000 | 1110 <sub>2</sub> | 01 <sub>2</sub> | 25             | 4     | 9     | 16    |
| E             |             | 59     | 4                  | 9           | 0    | 1    | 0    | cond              | ор              | <b>I</b> PUBWL | Rn    | Rd    | imm12 |





#### How do we address operands?

- Register
- Immediate
- Base
- PC-Relative





#### How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





# **Register Addressing**

- Source and destination operands found in registers
- Used by data-processing instructions
- Three submodes:
  - -Register-only
  - Immediate-shifted register
  - Register-shifted register





## **Register Addressing Examples**

Register-only

```
Example: ADD R0, R2, R7
```

Immediate-shifted register

Example: ORR R5, R1, R3, LSL #1

#### • Register-shifted register

Example: SUB R12, R9, R0, ASR R1





#### How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





## Immediate Addressing

Source and destination operands found in registers and immediates

Example: ADD R9, R1, #14

- Uses data-processing format with I=1
- Immediate is encoded as
  - 8-bit immediate (imm8)
  - 4-bit rotation (rot)
- 32-bit immediate = *imm8* ROR (*rot* x 2)





#### How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative







## **Base Addressing**

- Address of operand is: base register + offset
- Offset can be a:
  - -12-bit Immediate
  - Register
  - Immediate-shifted Register







### **Base Addressing Examples**

Immediate offset

Example: LDR R0, [R8, #-11] (R0 = mem[R8 - 11])

Register offset

Example: LDR R1, [R7, R9]
(R1 = mem[R7 + R9])

• Immediate-shifted register offset

Example: STR R5, [R3, R2, LSL #4] (R5 = mem[R3 + (R2 << 4)])





#### How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





# **PC-Relative Addressing**

- Used for branches
- Branch instruction format:
  - Operands are PC and a signed 24-bit immediate (*imm24*)
  - Changes the PC
  - New PC is relative to the old PC
  - *imm24* indicates the number of words away from PC+8
- PC = (PC+8) + (SignExtended(*imm24*) x 4)





# Power of the Stored Program

- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
  - No rewiring required
  - Simply store new program in memory
- Program Execution:
  - Processor *fetches* (reads) instructions from memory in sequence
  - Processor performs the specified operation





### The Stored Program

| A   | ssen | Machine Code |            |  |  |
|-----|------|--------------|------------|--|--|
| MOV | R1,  | #100         | 0xE3A01064 |  |  |
| MOV | R2,  | #69          | 0xE3A02045 |  |  |
| ADD | R3,  | R1, R2       | 0xE2813002 |  |  |
| STR | R3,  | [R1]         | 0xE5913000 |  |  |

#### Stored Program



### **Program Counter** (**PC**): keeps track of current instruction



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <230>





### How to implement the ARM Instruction Set Architecture in Hardware

### Microarchitecture



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Chapter 6 <231>

