

## William Stallings Computer Organization and Architecture $10^{\text {th }}$ Edition

Chapter 11 Digital Logic

## Boolean Algebra

- Mathematical discipline used to design and analyze the behavior of the digital circuitry in digital computers and other digital systems
- Named after George Boole
- English mathematician
- Proposed basic principles of the algebra in 1854
- Claude Shannon suggested Boolean algebra could be used to solve problems in relay-switching circuit design
- Is a convenient tool:
- Analysis
- It is an economical way of describing the function of digital circuitry
- Design
- Given a desired function, Boolean algebra can be applied to develop a simplified implementation of that function


## Boolean Variables and Operations

- Makes use of variables and operations
- Are logical
- A variable may take on the value 1 (TRUE) or 0 (FALSE)
- Basic logical operations are AND, OR, and NOT
- AND
- Yields true (binary value l) if and only if both of its operands are true
- In the absence of parentheses the AND operation takes precedence over the OR operation
- When no ambiguity will occur the AND operation is represented by simple concatenation instead of the dot operator
- OR
- Yields true if either or both of its operands are true
- NOT
- Inverts the value of its operand


## Table 11.1 Boolean Operators

(a) Boolean Operators of Two Input Variables

| $\mathbf{P}$ | $\mathbf{Q}$ | NOT P <br> $(\overline{\mathrm{P}})$ | P AND Q <br> $(\mathrm{P} \bullet \mathrm{Q})$ | P OR Q <br> $(\mathrm{P}+\mathrm{Q})$ | P NAND Q <br> $(\overline{\mathrm{P} \cdot \mathrm{Q})}$ | P NOR Q <br> $(\overline{\mathrm{P}+\mathrm{Q})}$ | P XOR Q <br> $(\mathrm{P} \oplus \mathrm{Q})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |

(b) Boolean Operators Extended to More than Two Inputs (A, B, ...)

| Operation | Expression | Output $=\mathbf{1}$ if |
| :--- | :--- | :--- |
| AND | $\mathrm{A} \cdot \mathrm{B} \cdot \ldots$ | All of the set $\{\mathrm{A}, \mathrm{B}, \ldots\}$ are 1. |
| OR | $\mathrm{A}+\mathrm{B}+\ldots$ | Any of the set $\{\mathrm{A}, \mathrm{B}, \ldots\}$ are 1. |
| NAND | $\overline{\mathrm{A} \mathrm{B} \square}$ | Any of the set $\{\mathrm{A}, \mathrm{B}, \ldots\}$ are 0. |
| NOR | $\overline{\mathrm{A}+\mathrm{B}+\square}$ | All of the set $\{\mathrm{A}, \mathrm{B}, \ldots\}$ are 0. |
| XOR | $\mathrm{A} \oplus \mathrm{B} \oplus \ldots$ | The set $\{\mathrm{A}, \mathrm{B}, \ldots\}$ contains an <br> odd number of ones. |

## Table 11.2 <br> Basic Identities of Boolean Algebra

| Basic Postulates |  |  |  |
| :--- | :--- | :--- | :---: |
| $\mathrm{A} \cdot \mathrm{B}=\mathrm{B} \cdot \mathrm{A}$ | $\mathrm{A}+\mathrm{B}=\mathrm{B}+\mathrm{A}$ | Commutative Laws |  |
| $\mathrm{A} \cdot(\mathrm{B}+\mathrm{C})=(\mathrm{A} \cdot \mathrm{B})+(\mathrm{A} \cdot \mathrm{C})$ | $\mathrm{A}+(\mathrm{B} \cdot \mathrm{C})=(\mathrm{A}+\mathrm{B}) \cdot(\mathrm{A}+\mathrm{C})$ | Distributive Laws |  |
| $1 \cdot \mathrm{~A}=\mathrm{A}$ | $0+\mathrm{A}=\mathrm{A}$ | Identity Elements |  |
| $\mathrm{A} \cdot \overline{\mathrm{A}}=0$ | $\mathrm{~A}+\overline{\mathrm{A}}=1$ | Inverse Elements |  |
| Other Identities |  |  |  |
| $0 \cdot \mathrm{~A}=0$ | $1+\mathrm{A}=1$ |  |  |
| $\mathrm{~A} \cdot \mathrm{~A}=\mathrm{A}$ | $\mathrm{A}+\mathrm{A}=\mathrm{A}$ |  |  |
| $\mathrm{A} \cdot(\mathrm{B} \cdot \mathrm{C})=(\mathrm{A} \cdot \mathrm{B}) \cdot \mathrm{C}$ | $\mathrm{A}+(\mathrm{B}+\mathrm{C})=(\mathrm{A}+\mathrm{B})+\mathrm{C}$ | Associative Laws |  |
| $\overline{\mathrm{A} ~ \mathrm{~B}}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ | $\overline{\mathrm{A}+\mathrm{B}}=\overline{\mathrm{A}} \overline{\mathrm{B}}$ | DeMorgan's Theorem |  |


| Name | Graphical Symbol | Algebraic Function | Truth Table |
| :---: | :---: | :---: | :---: |
| AND |  | $\begin{gathered} \mathrm{F}=\mathrm{A} \cdot \mathrm{~B} \\ \text { or } \\ \mathrm{F}=\mathrm{AB} \end{gathered}$ |    <br> $A$ $B$ $F$ <br> 0 0 0 <br> 0 1 0 <br> 1 0 0 <br> 1 1 1 |
| OR |  | $\mathrm{F}=\mathrm{A}+\mathrm{B}$ |    <br> $A$ $B$ $F$ <br> 0 0 0 <br> 0 1 1 <br> 1 0 1 <br> 1 1 1 |
| NOT |  | $\begin{gathered} F=\bar{A} \\ \text { or } \\ F=A^{\prime} \end{gathered}$ | A $F$ <br> 0 1 <br> 1 0 |
| NAND | $A-\square-F$ | $\mathrm{F}=\overline{\mathrm{AB}}$ | A $B$ $F$ <br> 0 0 1 <br> 0 1 1 <br> 1 0 1 <br> 1 1 0 |
| NOR |  | $\mathrm{F}=\overline{\mathrm{A}+\mathrm{B}}$ | $A$ $B$ $F$ <br> 0 0 1 <br> 0 1 0 <br> 1 0 0 <br> 1 1 0 |
| XOR | $B \longrightarrow-$ | $\mathrm{F}=\mathrm{A} \oplus \mathrm{B}$ | 1   <br> $A$ $B$ $F$ <br> 0 0 0 <br> 0 1 1 <br> 1 0 1 <br> 1 1 0 |

Figure 11.1 Basic Logic Gates


Figure 11.2 Some Uses of NAND Gates


Figure 11.3 Some Uses of NOR Gates

## Combinational Circuit



[^0]An interconnected set of gates whose output at any time is a function only of the input at that time

The appearance of the input is followed almost immediately by the appearance of the output, with only gate delays

Consists of $n$ binary inputs and $m$ binary outputs

Can be defined in three ways:

- Truth table
- For each of the $2^{n}$ possible combinations of input signals, the binary value of each of the $m$ output signals is listed
- Graphical symbols
- The interconnected layout of gates is depicted
- Boolean equations
- Each output signal is expressed as a Boolean function of its input signals


## Table 11.3

## A Boolean Function of Three Variables

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{F}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |



Figure 11.4 Sum-of-Products Implementation of Table 11.3


Figure 11.5 Product-of-Sums Implementation of Table 11.3

$$
\begin{aligned}
\mathrm{F} & =(\overline{\overline{\mathrm{A}}}+\overline{\overline{\mathrm{B}}}+\overline{\overline{\mathrm{C}}}) \cdot(\overline{\overline{\mathrm{A}}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}) \cdot(\overline{\mathrm{A}}+\overline{\overline{\mathrm{B}}}+\overline{\overline{\mathrm{C}}}) \cdot(\overline{\mathrm{A}}+\overline{\overline{\mathrm{B}}}+\overline{\mathrm{C}}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}}) \\
& =(\mathrm{A}+\mathrm{B}+\mathrm{C}) \cdot(\mathrm{A}+\mathrm{B}+\overline{\mathrm{C}}) \cdot(\overline{\mathrm{A}}+\mathrm{B}+\mathrm{C}) \cdot(\overline{\mathrm{A}}+\mathrm{B}+\overline{\mathrm{C}}) \cdot(\overline{\mathrm{A}}+\overline{\mathrm{B}}+\overline{\mathrm{C}})
\end{aligned}
$$



Figure 11.6 Simplified Implementation of Table 11.3

$$
\mathrm{F}=\bar{A} \mathrm{~B} \bar{C}+\overline{\mathrm{A}} \mathrm{BC}+\mathrm{AB} \bar{C}
$$


(d) Simplified Labeling of Map

Figure 11.7 The Use of Karnaugh Maps to Represent Boolean Functions


Figure 11.8 Example Use of Karnaugh Maps


Figure 11.9 Overlapping Groups

# Table 11.4 Truth Table for the One-Digit Packed Decimal Incrementer 

| Number | Input |  |  |  | Number | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D |  | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 2 | 0 | 0 | 1 | 0 |
| 2 | 0 | 0 | 1 | 0 | 3 | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 | 4 | 0 | 1 | 0 | 0 |
| 4 | 0 | 1 | 0 | 0 | 5 | 0 | 1 | 0 | 1 |
| 5 | 0 | 1 | 0 | 1 | 6 | 0 | 1 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 | 7 | 0 | 1 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 8 | 1 | 0 | 0 | 0 |
| 8 | 1 | 0 | 0 | 0 | 9 | 1 | 0 | 0 | 1 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  | 0 | 1 | 0 |  | d | d | d | d |
|  |  | 0 | 1 | 1 |  | d | d | d | d |
| Don't | - | 1 | 0 | 0 |  | d | d | d | d |
| care | 1 | 1 | 0 | 1 |  | d | d | d | d |
| con- | 1 | 1 | 1 | 0 |  | d | d | d | d |
| dition |  | 1 | 1 | 1 |  | d | d | d | d |

Table 11.4 Truth Table for the One-Digit Packed Decimal Incrementer

CD

(a) $\mathrm{W}=\mathrm{A} \overline{\mathrm{D}}+\overline{\mathrm{A}} \mathrm{BCD}$

CD

(c) $\mathrm{Y}=\overline{\mathrm{A}} \overline{\mathrm{C}} \mathrm{D}+\overline{\mathrm{A}} \overline{\mathrm{C}} \overline{\mathrm{D}}$

CD

(b) $\mathrm{X}=\mathrm{B} \overline{\mathrm{D}}+\mathrm{B} \overline{\mathrm{C}}+\mathrm{BCD}$

CD

(d) $\mathrm{Z}=\overline{\mathrm{D}}$

Figure 11.10 Karnaugh Maps for the Incrementer

## Table 11.5 <br> First Stage of Quine-McCluskey Method

```
(for F = ABCD + ABD + AB + A CD + BCD + BC + BD + D)
```

| Product Term | Index | A | B | C | D |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{A}} \overline{\mathrm{B}} \overline{\mathrm{C}} \mathrm{D}$ | 1 | 0 | 0 | 0 | 1 | $\checkmark$ |
| $\overline{\mathrm{~A}} \mathrm{~B} \overline{\mathrm{C}} \mathrm{D}$ | 5 | 0 | 1 | 0 | 1 | $\checkmark$ |
| $\overline{\mathrm{~A}} \mathrm{BC} \overline{\mathrm{D}}$ | 6 | 0 | 1 | 1 | 0 | $\checkmark$ |
| $\mathrm{AB} \overline{\mathrm{C}} \overline{\mathrm{D}}$ | 12 | 1 | 1 | 0 | 0 | $\checkmark$ |
| $\overline{\mathrm{~A}} \mathrm{BCD}$ | 7 | 0 | 1 | 1 | 1 | $\checkmark$ |
| $\mathrm{~A} \overline{\mathrm{~B}} \mathrm{CD}$ | 11 | 1 | 0 | 1 | 1 | $\checkmark$ |
| $\mathrm{AB} \overline{\mathrm{C}} \mathrm{D}$ | 13 | 1 | 1 | 0 | 1 | $\checkmark$ |
| ABCD | 15 | 1 | 1 | 1 | 1 | $\checkmark$ |

## Table 11.6 Last Stage of Quine-McCluskey Method

$$
(\text { for } F=A B C D+A B D+A B+A C D+B C D+B C+B D+D)
$$

|  | ABCD | $\mathrm{AB} \overline{\mathrm{C}} \mathrm{D}$ | $\mathrm{AB} \overline{\mathrm{C}} \overline{\mathrm{D}}$ | $\mathrm{A} \overline{\mathrm{B}} \mathrm{CD}$ | $\overline{\mathrm{A} B C D}$ | $\overline{\mathrm{~A}} \mathrm{BC} \overline{\mathrm{D}}$ | $\overline{\mathrm{A} B \overline{\mathrm{C}} \mathrm{D}}$ | $\square \square \square \mathrm{D}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BD | X | X |  |  | X |  | X |  |
| $\overline{\mathrm{A}} \overline{\mathrm{C}} \mathrm{D}$ |  |  |  |  |  |  | $\boxed{\mathrm{X}}$ |  |
| $\overline{\mathrm{A} B C}$ |  |  |  |  | $\boxed{\mathrm{X}}$ |  |  |  |
| $\mathrm{AB} \overline{\mathrm{C}}$ |  | $\boxed{\mathrm{X}}$ |  |  |  |  |  |  |
| ACD | $\boxed{X}$ |  |  |  |  |  |  |  |



## Figure 11.11 NAND Implementation of Table 11.3



Figure 11.12 4-to-1 Multiplexer Representation

## Table 11.7

 4-to-1 Multiplexer Truth Table
## S2 <br> S1 <br> F

0
0
D0
0
1
D1

1
0
D2
1
1
D3


Figure 11.13 Multiplexer Implementation


## Figure 11.14 Multiplexer Input to Program Counter

Multiplexers are used in digital circuits to control signal and data routing. An example is the loading of the program counter (PC). The value to be loaded into the program counter may come from one of several different sources:

* A binary counter, if the PC is to be incremented for the next instruction
*The instruction register, if a branch instruction using a direct address has just been executed
*The output of the ALU, if the branch instruction specifies the address using a displacement mode


Figure 11.15 Decoder with 3 Inputs and $2^{3}=8$ Outputs


Figure 11.16 Address Decoding
Decoders find many uses in digital computers. One example is address decoding. Suppose we wish to construct a 1K-byte memory using four 256 * 8-bit RAM chips. We want a single unified address space, which can be broken down as follows:

| Address | Chip |
| :--- | :---: |
| $0000-00 \mathrm{FF}$ | 0 |
| $0100-01 \mathrm{FF}$ | 1 |
| $0200-02 \mathrm{FF}$ | 2 |
| $0300-03 \mathrm{FF}$ | 3 |

Each chip requires 8 address lines, and these are supplied by the lower-order 8 bits of the address. The higher-order 2 bits of the 10-bit address are used to select one of the four RAM chips. For this purpose, a 2-to-4 decoder is used whose output enables one of the four chips, as shown in Figure 11.16.


## Figure 11.17 Implementation of a Demultiplexer Using a Decoder

With an additional input line, a decoder can be used as a demultiplexer. The demultiplexer performs the inverse function of a multiplexer; it connects a single input to one of several outputs. This is shown in Figure 11.17. As before, $n$ inputs are decoded to produce a single one of $2^{n}$ outputs. All of the $2^{n}$ output lines are ANDed with a data input line. Thus, the $n$ inputs act as an address to select a particular out- put line, and the value on the data input line ( 0 or 1 ) is routed to that output line.

## Read-Only Memory (ROM)

- Memory that is implemented with combinational circuits
- Combinational circuits are often referred to as "memoryless" circuits because their output depends only on their current input and no history of prior inputs is retained
- Memory unit that performs only the read operation
- Binary information stored in a ROM is permanent and is created during the fabrication process
- A given input to the ROM (address lines) always produces the same output (data lines)
- Because the outputs are a function only of the present inputs, ROM is a combinational circuit


## Table 11.8 Truth Table for a ROM

| Input |  |  | Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{3}$ | $\mathrm{X}_{4}$ |  | $\mathrm{Z}_{1}$ | $\mathrm{Z}_{2}$ | $\mathrm{Z}_{3}$ |
| O | O | O | O | $\mathrm{Z}_{4}$ |  |  |  |
| O | O | O | 1 | O | O | O | O |
| O | O | 1 | O | O | O | O | 1 |
| O | O | 1 | 1 | O | O | 1 | 1 |
| O | 1 | O | O | O | O | 1 | O |
| O | 1 | O | 1 | O | 1 | 1 | O |
| O | 1 | 1 | O | O | 1 | 1 | 1 |
| O | 1 | 1 | 1 | O | 1 | O | 1 |
| 1 | O | O | O | O | 1 | O | O |
| 1 | O | O | 1 | 1 | 1 | O | O |
| 1 | O | 1 | O | 1 | 1 | O | 1 |
| 1 | O | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | O | O | 1 | 1 | 1 | O |
| 1 | 1 | O | 1 | 1 | O | 1 | O |
| 1 | 1 | 1 | O | 1 | O | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | O | O | 1 |

A ROM can be implemented with a decoder and a set of OR gates. As an example, consider Table 11.8. This can be viewed as a truth table with four inputs and four outputs. It can also be viewed as defining the contents of a 64 -bit ROM consisting of 16 words of 4 bits each. The four inputs specify an address, and the four outputs specify the contents of the location specified by the address.


Figure 11.18 shows how this memory could be implemented using a 4 -to- 16 decoder and four OR gates. As with the PLA, a regular organization is used, and the interconnections are made to reflect the desired result.

## Table 11.9 Binary Addition Truth Tables

(a) Single-Bit Addition

| A | B | Sum | Carry |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

(b) Addition with Carry Input

| $\mathrm{C}_{\text {in }}$ | A | B | Sum | $\mathrm{C}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



Figure 11.19 4-Bit Adder


Figure 11.20 Implementation of an Adder


Figure 11.21 Construction of a 32-Bit Adder Using 8-Bit Adders

## Sequential Circuit

## Sequential

Circuit

Current output depends not only on the current input, but also on the past history of imputs

Makes use of combinational circuits

## Flip-Flops

- Simplest form of sequential circuit
- There are a variety of flip-flops, all of which share two properties:

1. The flip-flop is a bistable device. It exists in one of two states and, in the absence of input, remains in that state. Thus, the flip-flop can function as a l-bit memory.
2. The flip-flop has two outputs, which are always the complements of each other.


Figure 11.22 The S-R Latch Implemented with NOR Gates


Figure 11.23 NOR S-R Latch Timing Diagram
The output of the $S-R$ latch changes, after a brief time delay, in response to a change in the input.
(a) Characteristic Table

| Current | Current | Next State |
| :---: | :---: | :---: |
| Inputs | State | $\mathrm{Q}_{n+1}$ |
| SR | $\mathrm{Q}_{n}$ | 0 |
| 00 | 0 | 1 |
| 00 | 1 | 0 |
| 01 | 0 | 0 |
| 01 | 1 | 1 |
| 10 | 0 | 1 |
| 10 | 1 | - |
| 11 | 0 | - |
| 11 | 1 |  |

(b) Simplified Characteristic Table

| S | R | $\mathrm{Q}_{n+1}$ |
| :---: | :---: | :---: |
|  |  |  |
| 0 | 0 | $\mathrm{Q}_{n}$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | - |

Observe that the inputs $\mathrm{S}=1, \mathrm{R}=1$ are not allowed, because these would produce an inconsistent output (both Q and Q equal 0 ).
(c) Response to Series of Inputs

| $t$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| R | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| $\mathrm{Q}_{n+1}$ | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |



Figure 11.24 Clocked S-R Flip Flop


Figure 11.25 D Flip Flop
© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.


Figure 11.26 J-K Flip Flop

| Name | Graphical Symbol | Truth Table |
| :---: | :---: | :---: |
| S-R |  | S R $\mathrm{Q}_{n+1}$ <br> 0 0 $\mathrm{Q}_{n}$ <br> 0 1 0 <br> 1 0 1 <br> 1 1 - |
| J-K |  | J K $\mathrm{Q}_{n+1}$ <br> 0 0 $\mathrm{Q}_{n}$ <br> 0 1 0 <br> 1 0 1 <br> 1 1 $\frac{1}{\mathrm{Q}_{n}}$ |
| D |  | D $\mathrm{Q}_{n+1}$ <br> 0 0 <br> 1 1 |

Figure 11.27 Basic Flip-Flops


Figure 11.28 8-Bit Parallel Register
The 8 -bit register of Figure 11.28 illustrates the operation of a parallel register using D flip-flops. A control signal, labeled load, controls writing into the register from signal lines, D11 through D18. These lines might be the output of multiplexers, so that data from a variety of sources can be loaded into the register.


Figure 11.29 5-Bit Shift Register

## + Counter

- A register whose value is easily incremented by l modulo the capacity of the register
- After the maximum value is achieved the next increment sets the counter value to 0
- An example of a counter in the CPU is the program counter
- Can be designated as:
- Asynchronous
- Relatively slow because the output of one flip-flop triggers a change in the status of the next flip-flop
- Synchronous
- All of the flip-flops change state at the same time
- Because it is faster it is the kind used in CPUs


An asynchronous counter is also referred to as a ripple counter, because the change that occurs to increment the counter starts at one end and "ripples" through to the other end. Figure 11.30 shows an implementation of a 4-bit counter using J-K flip-flops, together with a timing diagram that illustrates its behavior.

In the illustrated implementation, the counter is incremented with each clock pulse. The J and K inputs to each flip-flop are held at a constant 1 . This means that, when there is a clock pulse, the output at Q will be inverted (1 to 0;0 to 1 ).



Figure 11.31 Design of a Synchronous Counter

The ripple counter has the disadvantage of the delay involved in changing value, which is proportional to the length of the counter. To overcome this disadvantage, CPUs make use of synchronous counters, in which all of the flip-flops of the counter change at the same time. In this subsection, we present a design for a 3-bit synchronous counter. In doing so, we illustrate some basic concepts in the design of a synchronous circuit.

## Programmable Logic Device (PLD)

A general term that refers to any type of integrated circuit used for implementing digital hardware, where the chip can be configured by the end user to realize different designs. Programming of such a device often involves placing the chip into a special programming unit, but some chips can also be configured "in-system". Also referred to as a field-programmable device (FPD).

## Programmable Logic Array (PLA)

A relatively small PLD that contains two levels of logic, an AND-plane and an OR-plane, where both levels are programmable.

## Programmable Array Logic (PAL)

A relatively small PLD that has a programmable AND-plane followed by a fixed ORplane.

## Simple PLD (SPLD)

A PLA or PAL.

## Complex PLD (CPLD)

A more complex PLD that consists of an arrangement of multiple SPLD-like blocks on a single chip.

## Field-Programmable Gate Array (FPGA)

A PLD featuring a general structure that allows very high logic capacity. Whereas CPLDs feature logic resources with a wide number of inputs (AND planes), FPGAs offer more narrow logic resources. FPGAs also offer a higher ratio of flip-flops to logic resources than do CPLDs.

## Logic Block

A relatively small circuit block that is replicated in an array in an FPD. When a circuit is implemented in an FPD, it is first decomposed into smaller sub-circuits that can each be mapped into a logic block. The term logic block is mostly used in the context of FPGAs, but it could also refer to a block of circuitry in a CPLD.

## Table

## Terminology



The AND array is programmed by establishing a connection between any PLA input or its negation and any AND gate input by connecting the corresponding lines at their point of intersection. On the right is a programmable OR array, which involves connecting AND gate outputs to OR gate inputs.

PLAs are manufactured in two different ways to allow easy programming (making of connections). In the first, every possible connection is made through a fuse at every intersection point. The undesired connections can then be later removed by blowing the fuses. This type of PLA is referred to as a fieldprogrammable logic array. Alternatively, the proper connections can be made during chip fabrication by using an appropriate mask supplied for a particular interconnection pattern

Figure 11.32 An Example of a Programmable Logic Array



Figure 11.34 shows an example of a simple logic block consisting of a D flip-flop, a 2-to-1 multiplexer, and a 16 -bit lookup table. The lookup table is a memory consisting of 161 -bit elements, so that 4 input lines are required to select one of the 16 bits. Larger logic blocks have larger lookup tables and multiple interconnected lookup tables. The combinational logic realized by the lookup table can be output directly or stored in the D flip-flop and output synchronously. A separate one-bit memory controls the multiplexer to determine whether the output comes directly from the lookup table or from the flip-flop.

By interconnecting numerous logic blocks, very complex logic functions can be easily implemented.
Figure 11.34 A Simple FPGA Logic Block

## + Summary



## Chapter 11

- Boolean Algebra
- Gates
- Combinational Circuits
- Implementation of Boolean Functions
- Multiplexers
- Decoders
- Read-Only-Memory
- Adders
- Sequential Circuits
- Flip-Flops
- Registers
- Counters

■ Programmable Logic Devices

- Programmable Logic Array
- Field-Programmable Gate Array


[^0]:    © 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

