
Computer Organization and Architecture Designing for Performance

11th Edition, Global Edition



Chapter 2

Performance Concepts



Designing for Performance

- The cost of computer systems continues to drop dramatically, while the performance and capacity of those systems continue to rise equally dramatically
- Today's laptops have the computing power of an IBM mainframe from 10 or 15 years ago
- Processors are so inexpensive that we now have microprocessors we throw away
- Desktop applications that require the great power of today's microprocessor-based systems include:
 - Image processing
 - Three-dimensional rendering
 - Speech recognition
 - Videoconferencing
 - Multimedia authoring
 - Voice and video annotation of files
 - Simulation modeling



- Businesses are relying on increasingly powerful servers to handle transaction and database processing and to support massive client/server networks that have replaced the huge mainframe computer centers of yesteryear
- Cloud service providers use massive high-performance banks of servers to satisfy high-volume, high-transaction-rate applications for a broad spectrum of clients



Microprocessor Speed

Techniques built into contemporary processors include:

Pipelining	 Processor moves data or instructions into a conceptual pipe with all stages of the pipe processing simultaneously
Branch prediction	 Processor looks ahead in the instruction code fetched from memory and predicts which branches, or groups of instructions, are likely to be processed next
Superscalar execution	 This is the ability to issue more than one instruction in every processor clock cycle. (In effect, multiple parallel pipelines are used.)
Data flow analysis	 Processor analyzes which instructions are dependent on each other's results, or data, to create an optimized schedule of instructions
Speculative execution	 Using branch prediction and data flow analysis, some processors speculatively execute instructions ahead of their actual appearance in the program execution, holding the results in temporary locations, keeping execution engines as busy as possible
Convictor	2022 Deprese Education 1td All Di

© 2016 Pearson



Performance Balance

Increase the number of bits that are retrieved at one time by making DRAMs "wider" rather than "deeper" and by using wide bus data paths

Reduce the frequency of memory access by incorporating increasingly complex and efficient cache structures between the processor and main memory

Change the DRAM interface to make it more efficient by including a cache or other buffering scheme on the DRAM chip


Increase the interconnect bandwidth between processors and memory by using higher speed buses and a hierarchy of buses to buffer and structure data flow

 Adjust the organization and architecture to compensate for the mismatch among the capabilities of the various Components

- While processor speed has grown rapidly, the speed with which data can be transferred between main memory and the processor has lagged badly.
- To solve this problem, architectural examples
- include:

Pearson

Another area of design focus is the handling of I/O devices. As computers become faster and more capable, more sophisticated applications are developed that support the use of peripherals with intensive I/O demands.




Data Rate (bps)



Figure 2.1 Typical I/O Device Data Rates Copyright © 2022 Pearson Education, Ltd. All Rights Reserved

Improvements in Chip Organization and Architecture

- Increase hardware speed of processor
 - Fundamentally due to shrinking logic gate size
 - More gates, packed more tightly, increasing clock rate
 - Propagation time for signals reduced
- Increase size and speed of caches
 - Dedicating part of processor chip
 - Cache access times drop significantly
- Change processor organization and architical
 - Increase effective speed of instruction execution
 - Parallelism





Problems with Clock Speed and Logic Density

Power

- Power density increases with density of logic and clock speed
- Dissipating heat
- RC delay
 - Speed at which electrons flow limited by resistance and capacitance of metal wires connecting them
 - Delay increases as the RC product increases
 - As components on the chip decrease in size, the wire interconnects become thinner, increasing resistance
 - Also, the wires are closer together, increasing capacitance

Memory latency



Processor Trends

- Simply relying on increasing clock rate for increased performance runs into the power dissipation problem. The faster the clock rate, the greater the amount of power to be dissipated, and some fundamental physical limits are being reached.
- Beginning in the late 1980s, and continuing for about 15 years, two main strategies have been used to increase performance beyond simply by increasing clock speed.
 - increasing cache capacity. There are now typically two or three levels of cache between the processor and main memory
 - parallel execution of instructions within the processor by pipelining and superscalar execution
- By the mid to late 90s, both of these approaches were reaching a point of diminishing returns. The internal organization of contemporary processors is exceedingly complex and is able to squeeze a great deal of parallelism out of the instruction stream. The benefits from the cache are also reaching a limit.
- To continue to increase performance, designers have had to find ways of exploiting the growing number of transistors other than simply building a more complex processor.

- The response in recent years has been the development of the multicore computer chip. © 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.







Figure 2.2 Processor Trends

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Pearson



Many Integrated Core (MIC) Graphics Processing Unit (GPU)

MIC

- A large number of cores (sometimes more than 50)have led to the introduction of a new term: many integrated core (MIC).
- Leap in performance as well as the challenges in developing software to exploit such a large number of cores
- The multicore and MIC strategy involves a homogeneous collection of general purpose processors on a single chip

GPU

- Core designed to perform parallel operations on graphics data
- Traditionally found on a plug-in graphics card, it is used to encode and render 2D and 3D graphics as well as process video
 - Used as vector processors for a variety of applications that require repetitive computations



Amdahl's Law



- proposed by Gene Amdahl
- Deals with the potential speedup of a program using multiple processors compared to a single processor
- Illustrates the problems facing industry in the development of multi-core machines
- Software must be adapted to a highly parallel execution environment to exploit the power of parallel processing
- Can be generalized to evaluate and design technical improvement in a computer system

T(1-f)TfT Parallel Serial Consider a program running on a single processor such that a fraction (1 - f) of the execution time involves code that is inherently serial and a fraction f that involves code that is (1 - f)T11 infinitely parallelizable with no scheduling overhead. Let T be the total execution time of the $\left(1-f\left(1-\frac{1}{N}\right)\right)T$ program using a single processor. Then the speedup using a parallel processor with Nprocessors that fully exploits the parallel portion of the program

Figure 2.3 Illustration of Amdahl's Law






Figure 2.4 Amdahl's Law for Multiprocessors

When f is small, the use of parallel processors has little effect.
 As N approaches infinity, speedup is bound by 1/(1 – f), so that there are diminishing returns for using more processors.




Little's Law

- Fundamental and simple relation with broad applications
- Can be applied to almost any system that is statistically in steady state, and in which there is no leakage
- Queuing system
 - If server is idle an item is served immediately, otherwise an arriving item joins a queue
 - There can be a single queue for a single server or for multiple servers, or multiple queues with one being for each of multiple servers
- Average number of items in a queuing system equals the average rate at which items arrive multiplied by the time that an item spends in the system
 - Relationship requires very few assumptions
 - Because of its simplicity and generality it is extremely useful
- Example: Little's Law tells us that the average number of customers in the store L, is the effective arrival rate λ, times the average time that a customer spends in the store W, or simply:

$$L=\lambda$$
 * W

Assume customers arrive at the rate of 10 per hour and stay an average of 0.5 hour. This means we should find the average number of customers in the store at any time to be 5.



Operations performed by a processor, such as fetching an instruction, decoding the instruction, performing an arithmetic operation, and so on, are governed by a system clock. Typically, all operations begin with the pulse of the clock. Thus, at the most fundamental level, the speed of a processor is dictated by the pulse frequency produced by the clock, measured in cycles per second, or Hertz (Hz).

From Computer Desktop Encyclopedia 1998, The Computer Language Co.

Figure 2.5 System Clock

Typically, clock signals are generated by a quartz crystal, which generates a constant sine wave while power is applied. This wave is converted into a digital voltage pulse stream that is provided in a constant flow to the processor circuitry (Figure 2.5). For example, a 1-GHz processor receives 1 billion pulses per second. The rate of pulses is known as the **clock rate, or clock speed.** One increment, or pulse, of the clock is referred to as a clock cycle, or a clock tick. The time between pulses is the **cycle time.**

Bto



Instruction Execution Rate

- A processor is driven by a clock with a constant frequency f or, equivalently, a constant cycle time t, where t = 1/f.
- The processor time *T* needed to execute a given program can be expressed as

$$T = I_c * CPI * t$$

- The instruction count, *I_c*, for a program, is the number of machine instructions executed for that program until it runs to completion or for some defined time interval.
- An important parameter is the average cycles per instruction (CPI) for a program. (The number of clock cycles required varies for different types of instructions. CPI is the average)

^{© 2016} Pearson Education, Inc., Hoboken, NJ. All rights reserved.



Instruction Execution Rate

• We can refine the formulation for processor time *T* by recognizing that during the execution of an instruction, part of the work is done by the processor, and part of the time a word is being transferred to or from memory

 $T = I_c * [p + (m * k)] * t$ where

- *p* is the number of processor cycles needed to decode and execute the instruction,
- *m* is the number of memory references needed, and
- *k* is the ratio between memory cycle time and processor cycle time.
- The five performance factors in the preceding equation (*I_c*, *p*, *m*, *k*, t) are influenced by four system attributes:
 - the design of the instruction set (known as *instruction set architecture*);
 - compiler technology (how effective the compiler is in producing an efficient machine language program from a high-level language program);
 - processor implementation;
 - and cache and memory hierarchy.

	I _c	р	т	k	t
Instruction set architecture	X	X			
Compiler technology	X	X	Χ		
Processor implementation		X			X
Cache and memory hierarchy				X	X

An X in a cell indicates a system attribute that affects a performance factor

 Table 2.1
 Performance Factors and System Attributes

MIPS and MFLOPS Rate

A common measure of performance for a processor is the rate at which instructions are executed, expressed as millions of instructions per second (MIPS), referred to as the **MIPS rate**. We can express the MIPS rate in terms of the clock rate and *CPI* as follows:

MIPS rate
$$=$$
 $\frac{I_c}{T \times 10^6} = \frac{f}{CPI \times 10^6}$ (2.3)

Another common performance measure deals only with floating-point instructions. These are common in many scientific and game applications. Floating-point performance is expressed as millions of floating-point operations per second (MFLOPS), defined as follows:

MFLOPS rate = $\frac{\text{Number of executed floating} - \text{point operations in a program}}{\text{Execution time} \times 10^6}$

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.



MIPS Rate example

EXAMPLE 2.2 Consider the execution of a program that results in the execution of 2 million instructions on a 400-MHz processor. The program consists of four major types of instructions. The instruction mix and the *CPI* for each instruction type are given below, based on the result of a program trace experiment:

Instruction Type	CPI	Instruction Mix (%)
Arithmetic and logic	1	60
Load/store with cache hit	2	18
Branch	4	12
Memory reference with cache miss	8	10

The average *CPI* when the program is executed on a uniprocessor with the above trace results is $CPI = 0.6 + (2 \times 0.18) + (4 \times 0.12) + (8 \times 0.1) = 2.24$. The corresponding MIPS rate is $(400 \times 10^6)/(2.24 \times 10^6) \approx 178$.

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Pearson

Calculating the Mean

The use of benchmarks to compare systems involves calculating the mean value of a set of data points related to execution time The three common formulas used for calculating a mean are:

Arithmetic

Geometric

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.



Arithmetic mean

$$AM = \frac{x_1 + \dots + x_n}{n} = \frac{1}{n} \sum_{i=1}^n x_i$$
 (2.4)

Geometric mean

$$GM = \sqrt[n]{x_1 \times \cdots \times x_n} = \left(\prod_{i=1}^n x_i\right)^{1/n} = e^{\left(\frac{1}{n}\sum_{i=1}^n \ln(x_i)\right)}$$
(2.5)

Harmonic mean

$$HM = \frac{n}{\left(\frac{1}{x_1}\right) + \cdots + \left(\frac{1}{x_n}\right)} = \frac{n}{\sum_{i=1}^n \left(\frac{1}{x_i}\right)} \qquad x_i > 0$$
(2.6)

It can be shown that the following inequality holds:

$$AM \ge GM \ge HM$$

We can get a useful insight into these alternative calculations by defining the functional mean. Let f(x) be a continuous monotonic function defined in the interval $0 \le y < \infty$. The functional mean with respect to the function f(x) for *n* positive real numbers $(x_1, x_2, ..., x_n)$ is defined as

Functional mean
$$FM = f^{-1}\left(\frac{f(x_1) + \cdots + f(x_n)}{n}\right) = f^{-1}\left(\frac{1}{n}\sum_{i=1}^n f(x_i)\right)$$

where $f^{-1}(x)$ is the inverse of f(x). The mean values defined in Equations (2.1) through (2.3) are special cases of the functional mean, as follows:

- AM is the FM with respect to f(x) = x
- GM is the FM with respect to $f(x) = \ln x$
- HM is the FM with respect to f(x) = 1/x




Figure 2.6 Comparison of Means on Various Data Sets (each set has a maximum data point value of 11)



Means

- It is examples like this that have fueled the "benchmark means wars" in the citations listed earlier. It is safe to say that no single number can provide all the information that one needs for comparing performance across systems.
- One is chosen depending upon application.

SPEC uses GM



Arithmetic Mean

- An Arithmetic Mean (AM) is an appropriate measure if the sum of all the measurements is a meaningful and interesting value
- The AM is a good candidate for comparing the execution time performance of several systems

For example, suppose we were interested in using a system for large-scale simulation studies and wanted to evaluate several alternative products. On each system we could run the simulation multiple times with different input values for each run, and then take the average execution time across all runs. The use of multiple runs with different inputs should ensure that the results are not heavily biased by some unusual feature of a given input set. The AM of all the runs is a good measure of the system's performance on simulations, and a good number to use for system comparison.

- The AM used for a time-based variable, such as program execution time, has the important property that it is directly proportional to the total time
- If the total time doubles, the mean value doubles

Benchmarks

- The common need in industry and academic and research communities for generally accepted computer performance measurements has led to the development of standardized benchmark suites.
- A benchmark suite is a collection of programs, defined in a high-level language, that together attempt to provide a representative test of a computer in a particular application or system programming area



Benchmark Principles

- Desirable characteristics of a benchmark program:
 - 1. It is written in a high-level language, making it portable across different machines
 - 2. It is representative of a particular kind of programming domain or paradigm, such as systems programming, numerical programming, or commercial programming
 - 3. It can be measured easily
 - 4. It has wide distribution

 $\ensuremath{\mathbb{C}}$ 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.





System Performance Evaluation Corporation (SPEC) – SPEC

- An industry consortium
- Defines and maintains the best known collection of benchmark suites aimed at evaluating computer systems
- Performance measurements are widely used for comparison and research purposes
- The best known of the SPEC benchmark suites is SPEC CPU2006, CPU2017
- Other SPEC suites include the following: SPECviewperf, SPECwpc, SPECjvm2008, SPECjbb2013, SPECsfs2008, SPECvirt_sc2013.



SPEC

CPU2006



Best known SPEC benchmark suite

Industry standard suite for processor intensive applications Appropriate for measuring performance for applications that spend most of their time doing computation rather than I/O

Consists of 17 floating point programs written in C, C++, and Fortran and 12 integer programs written in C and C++ Suite contains over 3 million lines of code Fifth generation of processor intensive suites from SPEC



Benchmark	Reference time (hours)	Instr count (billion)	Language	Application Area	Brief Description
400.perlbench	2.71	2,378	С	Programming Language	PERL programming language interpreter, applied to a set of three programs.
401.bzip2	2.68	2,472	С	Compression	General-purpose data compression with most work done in memory, rather than doing I/O.
403.gcc	2.24	1,064	С	C Compiler	Based on gcc Version 3.2, generates code for Opteron.
429.mcf	2.53	327	С	Combinatoria l Optimization	Vehicle scheduling algorithm.
445.gobmk	2.91	1,603	С	Artificial Intelligence	Plays the game of Go, a simply described but deeply complex game.
456.hmmer	2.59	3,363	С	Search Gene Sequence	Protein sequence analysis using profile hidden Markov models.
458.sjeng	3.36	2,383	С	Artificial Intelligence	A highly ranked chess program that also plays several chess variants.
462.libquantum	5.76	3,555	С	Physics / Quantum Computing	Simulates a quantum computer, running Shor's polynomial-time factorization algorithm.
464.h264ref	6.15	3,731	С	Video Compression	H.264/AVC (Advanced Video Coding) Video compression.
471.omnetpp	1.74	687	C++	Discrete Event Simulation	Uses the OMNet++ discrete event simulator to model a large Ethernet campus network.
473.astar	1.95	1,200	C++	Path-finding Algorithms	Pathfinding library for 2D maps.
483.xalancbmk	1.92	1,184	C++	XML Processing	A modified version of Xalan-C++, which transforms XML documents to other document types.

Table 2.5

SPEC CPU2006 Integer Benchmarks

Copyright © 2022 Pearson (Tadle cation folded.oA bage of the Resent Level.) © 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

Benchmark	Reference time (hours)	Instr count (billion)	Language	Application Area	Brief Description
410.bwaves	3.78	1,176	Fortran	Fluid Dynamics	Computes 3D transonic transient laminar viscous flow.
416.gamess	5.44	5,189	Fortran	Quantum Chemistry	Quantum chemical computations.
433.milc	2.55	937	С	Physics / Quantum Chromodynamics	Simulates behavior of quarks and gluons
434.zeusmp	2.53	1,566	Fortran	Physics / CFD	Computational fluid dynamics simulation of astrophysical phenomena.
435.gromacs	1.98	1,958	C, Fortran	Biochemistry / Molecular Dynamics	Simulate Newtonian equations of motion for hundreds to millions of particles.
436.cactusAD M	3.32	1,376	C, Fortran	Physics / General Relativity	Solves the Einstein evolution equations.
437.leslie3d	2.61	1,273	Fortran	Fluid Dynamics	Model fuel injection flows.
444.namd	2.23	2,483	C++	Biology / Molecular Dynamics	Simulates large biomolecular systems.
447.dealII	3.18	2,323	C++	Finite Element Analysis	Program library targeted at adaptive finite elements and error estimation.
450.soplex	2.32	703	C++	Linear Programming, Optimization	Test cases include railroad planning and military airlift models.
453.povray	1.48	940	C++	Image Ray-tracing	3D Image rendering.
454.calculix	2.29	3,04`	C, Fortran	Structural Mechanics	Finite element code for linear and nonlinear 3D structural applications.
459.GemsFDT D	2.95	1,320	Fortran	Computational Electromagnetics	Solves the Maxwell equations in 3D.
465.tonto	2.73	2,392	Fortran	Quantum Chemistry	Quantum chemistry package, adapted for crystallographic tasks.
470.1bm	3.82	1,500	С	Fluid Dynamics	Simulates incompressible fluids in 3D.
481.wrf	3.10	1,684	C, Fortran	Weather	Weather forecasting model
482.sphinx3	5.41	2,472	С	Speech recognition	Speech recognition software.

Table 2.6

SPEC CPU2006 Floating-Point Benchmarks

SPEC CPU2017

- Best known SPEC benchmark suite
- Industry standard suite for processor intensive applications
- Appropriate for measuring performance for applications that spend most of their time doing computation rather than I/O
- Consists of 20 integer benchmarks and 23 floating-point benchmarks written in C, C++, and Fortran
- For all of the integer benchmarks and most of the floatingpoint benchmarks, there are both rate and speed benchmark programs
- The suite contains over 11 million lines of code



Rate	Speed	Language	Kloc	Application Area	
500.perlbench_r	600.perlbench_s	С	363	Perl interpreter	
502.gcc_r	602.gcc_s	С	1304	GNU C compiler	
505.mcf_r	605.mcf_s	С	3	Route planning	
520.omnetpp_r	620.omnetpp_s	C++	134	Discrete event simulation - computer network	Table 2.5
523.xalancbmk_r	623.xalancbmk_s	C++	520	XML to HTML conversion via XSLT	(A)
525.x264_r	625.x264_s	С	96	Video compression	SPEC CPU2017
531.deepsjeng_r	631.deepsjeng_s	C++	10	AI: alpha-beta tree search (chess)	Benchmarks
541.leela_r	641.leela_s	C++	21	AI: Monte Carlo tree search (Go)	
548.exchange2_r	648.exchange2_s	Fortran	1	AI: recursive solution generator (Sudoku)	
557.xz_r	657.xz_s	С	33	General data compression	

Kloc = line count (including comments/whitespace) for source files used in a build/1000 (Table can be found on page 61 in the textbook.)PearsonCopyright © 2022 Pearson Education, Ltd. All Rights Reserved

Rate	Speed	Language	Kloc	Application Area	
503.bwaves_r	603.bwaves_s	Fortran	1	Explosion modeling	
507.cactuBSSN_r	607.cactuBSSN_s	C++, C, Fortran	257	Physics; relativity	
508.namd_r		C++, C	8	Molecular dynamics	
510.parest_r		C++	427	Biomedical imaging; optical tomography with finite elements	Table 2.5 (B)
511.povray_r		C++	170	Ray tracing	
519.ibm_r	619.ibm_s	С	1	Fluid dynamics	SPEC
521.wrf_r	621.wrf_s	Fortran, C	991	Weather forecasting	CPU2017
526.blender_r		C++	1577	3D rendering and animation	Benchmarks
527.cam4_r	627.cam4_s	Fortran, C	407	Atmosphere modeling	
	628.pop2_s	Fortran, C	338	Wide-scale ocean modeling (climate level)	
538.imagick_r	638.imagick_s	С	259	Image manipulation	
544.nab_r	644.nab_s	С	24	Molecular dynamics	
549.fotonik3d_r	649.fotonik3d_s	Fortran	14	Computational electromagnetics	
554.roms_r	654.roms_s	Fortran	210	Regional ocean modeling.	

Kloc = line count (including comments/whitespace) for source files used in a build/1000 (Table can be found on page 61 in the textbook.)PearsonCopyright © 2022 Pearson Education, Ltd. All Rights Reserved

	Ba	ISE	Peak		
Benchmark	Seconds	Rate	Seconds	Rate	
500.perlbench_r	1141	1070	933	1310	
502.gcc_r	1303	835	1276	852	
505.mcf_r	1433	866	1378	901	
520.omnetpp_r	1664	606	1634	617	
523.xalancbmk_r	722	1120	713	1140	
525.x264_r	655	2053	661	2030	
531.deepsjeng_r	604	1460	597	1470	
541.leela_r	892	1410	896	1420	
548.exchange2_r	833	2420	770	2610	
557.xz_r	870	953	863	961	

Table 2.6

SPEC CPU 2017 Integer Benchmarks for HP Integrity Superdome X

(a) Rate Result (768 copies)

(Table can be found on page 64 in the textbook.)



	Ba	ase	Ре	ak	
Benchmark	Seconds	Ratio	Seconds	Ratio	Table 2.6
600.perlbench_s	358	4.96	295	6.01	1 auit 2.0
602.gcc_s	546	7.29	535	7.45	SPEC
605.mcf_s	866	5.45	700	6.75	CPU 2017
	276	5.90	247	6.61	Integer
620.omnetpp_s					Benchmarks for HP
623.xalancbmk_s	188	7.52	179	7.91	Integrity
625.x264_s	283	6.23	271	6.51	Superdome X
631.deepsjeng_s	407	3.52	343	4.18	(b) Speed
641.leela_s	469	3.63	439	3.88	Result
648.exchange2_s	329	8.93	299	9.82	(384 threads)
657.xz_s	2164	2.86	2119	2.92	

(Table can be found on page 64 in the textbook.)



Copyright $\ensuremath{\textcircled{C}}$ 2022 Pearson Education, Ltd. All Rights Reserved

Terms Used in SPEC Documentation

- Benchmark
 - A program written in a high-level language that can be compiled and executed on any computer that implements the compiler
- System under test
 - This is the system to be evaluated
- Reference machine
 - This is a system used by SPEC to establish a baseline performance for all benchmarks
 - Each benchmark is run and measured on this machine to establish a reference time for that benchmark
- Base metric
 - These are required for all reported results and have strict guidelines for compilation

- Peak metric
 - This enables users to attempt to optimize system performance by optimizing the compiler output
- Speed metric
 - This is simply a measurement of the time it takes to execute a compiled benchmark
 - Used for comparing the ability of a computer to complete single tasks
- Rate metric
 - This is a measurement of how many tasks a computer can accomplish in a certain amount of time
 - This is called a throughput, capacity, or rate measure
 - Allows the system under test to execute simultaneous tasks to take advantage of multiple processors






Figure 2.7 SPEC Evaluation Flowchart



Table 2.7Some SPEC CINT2006 Results

(a) Sun Blade 1000

Benchmark	Execution time	Execution time	Execution time	Reference time	Ratio
400.perlbench	3077	3076	3080	9770	3.18
401.bzip2	3260	3263	3260	9650	2.96
403.gcc	2711	2701	2702	8050	2.98
429.mcf	2356	2331	2301	9120	3.91
445.gobmk	3319	3310	3308	10490	3.17
456.hmmer	2586	2587	2601	9330	3.61
458.sjeng	3452	3449	3449	12100	3.51
462.libquantum	10318	10319	10273	20720	2.01
464.h264ref	5246	5290	5259	22130	4.21
471.omnetpp	2565	2572	2582	6250	2.43
473.astar	2522	2554	2565	7020	2.75
© 2016 Pearson Educat 483.xalancbmk	ion, Inc., Hoboken, NJ. 2014		2018	6900	3.42

Pearson

(b) Sun Blade X6250

Benchmark	Execution time	Execution time	Execution time	Reference time	Ratio	Rate
400.perlbench	497	497	497	9770	19.66	78.63
401.bzip2	613	614	613	9650	15.74	62.97
403.gcc	529	529	529	8050	15.22	60.87
429.mcf	472	472	473	9120	19.32	77.29
445.gobmk	637	637	637	10490	16.47	65.87
456.hmmer	446	446	446	9330	20.92	83.68
458.sjeng	631	632	630	12100	19.18	76.70
462.libquantum	614	614	614	20720	33.75	134.98
464.h264ref	830	830	830	22130	26.66	106.65
471.omnetpp	619	620	619	6250	10.10	40.39
473.astar	580	580	580	7020	12.10	48.41
483.xalancbmk	422	422	422	6900	16.35	65.40



Benchmark	Seconds	Energy (kJ)	Average Power (W)	Maximum Power (W)
600.perlbench_s	1774	1920	1080	1090
602.gcc_s	3981	4330	1090	1110
605.mcf_s	4721	5150	1090	1120
620.omnetpp_s	1630	1770	1090	1090
623.xalancbmk_s	1417	1540	1090	1090
625.x264_s	1764	1920	1090	1100
631.deepsjeng_s	1432	1560	1090	1130
641.leela_s	1706	1850	1090	1090
648.exchange2_s	2939	3200	1080	1090
657.xz_s	6182	6730	1090	1140 g
Pearson		Copyrigh	nt © 2022 Pearson	Education, Ltd. All

Table 2.7

SPECspeed 2017_int_base **Benchmark Results for** Reference Machine (1 thread)

ge 66 in the textbook.)

Summary

Chapter 2

Performance Issues

Designing for performance Microprocessor speed Performance balance Improvements in chip organization and architecture

Multicore

MICs

GPGPUs

Amdahl's Law

Little's Law

Basic measures of computer performance Clock speed Instruction execution rate

Calculating the mean Arithmetic mean Harmonic mean Geometric mean

Benchmark principles

SPEC benchmarks

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

