Computer Organization and Architecture Designing for Performance

11th Edition, Global Edition



Chapter 4

The Memory Hierarchy: Locality and Performance



Principle of Locality (1 of 2)

- Also referred to as the *locality of reference*
- Reflects the observation that during the course of execution of a program, memory references by the processor tend to cluster
- Locality is based on three assertions:
 - During any interval of time, a program references memory location non-uniformly
 - As a function of time, the probability that a given unit of memory is referenced tends to change slowly
 - The correlation between immediate past and immediate future memory reference patterns is high and tapers off as the time interval increases



Principle of Locality (2 of 2)

- Two forms of locality
 - Temporal locality
 - Refers to the tendency of a program to reference in the near future those units of memory referenced in the recent past
 - Constants, temporary variables, and working stacks are also constructs that lead to this principle
- Spatial locality
 - Spatial locality
 - Refers to the tendency of a program to reference units of memory whose addresses are near one another
 - Also reflects the tendency of a program to access data locations sequentially, such as when processing a table of data







Figure 4.1 Moving File Folders Between Smaller, Faster-Access Storage and Larger, Slower-Access Storage



Principle of Locality

Exploit locality to make memory accesses fast

- Temporal Locality:
 - Locality in time
 - If data used recently, likely to use it again soon
 - How to exploit: keep recently accessed data in higher levels of memory hierarchy
- Spatial Locality:
 - Locality in space
 - If data used recently, likely to use nearby data soon
 - How to exploit: when access data, bring nearby data into higher levels of memory hierarchy too



Digital Design and Computer Architecture: ARM® Edition © 2015 Chapter 8 <5>



- Hit: data found in that level of memory hierarchy
- Miss: data not found (must go to next level)
 - Hit Rate= # hits / # memory accesses= 1 Miss RateMiss Rate= # misses / # memory accesses
 - = 1 Hit Rate
- Average memory access time (AMAT): average time for processor to access data

 $\mathbf{AMAT} = t_{\text{cache}} + MR_{\text{cache}}[t_{MM} + MR_{MM}(t_{VM})]$



Digital Design and Computer Architecture: ARM® Edition © 2015 Chapter 8 <6>



- A program has 2,000 loads and stores
- 1,250 of these data values in cache
- Rest supplied by other levels of memory hierarchy
- What are the hit and miss rates for the cache?



Digital Design and Computer Architecture: ARM® Edition © 2015



- A program has 2,000 loads and stores
- 1,250 of these data values in cache
- Rest supplied by other levels of memory hierarchy
- What are the hit and miss rates for the cache?

Hit Rate = 1250/2000 = 0.625 Miss Rate = 750/2000 = 0.375 = 1 – Hit Rate



Digital Design and Computer Architecture: ARM® Edition © 2015 Chapter 8 <8>



- Suppose processor has 2 levels of hierarchy: cache and main memory
- $t_{\text{cache}} = 1$ cycle, $t_{MM} = 100$ cycles
- What is the AMAT of the program from Example 1?



Digital Design and Computer Architecture: ARM® Edition © 2015



- Suppose processor has 2 levels of hierarchy: cache and main memory
- $t_{\text{cache}} = 1$ cycle, $t_{MM} = 100$ cycles
- What is the AMAT of the program from Example 1?

AMAT =
$$t_{cache} + MR_{cache}(t_{MM})$$

= [1 + 0.375(100)] cycles
= **38.5 cycles**



Digital Design and Computer Architecture: ARM® Edition © 2015 Chapter 8 <10>



Figure 4.2 provides a rough depiction of the behavior of programs that exhibit

temporal locality. For a unit of memory accessed at time t, the figure shows the distribution of probability of the time of the next access to the same memory unit.



Figure 4.2 Idealized Temporal Locality Behavior: Probability Distribution for Time of Next Memory Access to Memory Unit Accessed at Time *t*







Figure 4.3 Idealized Spatial Locality Behavior: Probability Distribution for Next Memory Access (most recent data memory access at location *x*; most recent instruction fetch at location *y*) -There is a dual locality of **data spatial Locality** and **instruction spatial locality** . --And, of course, temporal locality exhibits this same dual behavior: **data temporal locality** and **instruction temporal locality** . That is, when an instruction is fetched from a unit of memory, it is likely that in the near future,

additional instructions will be fetched from that same memory unit; and when a data

location is accessed, it is likely that in the near future, additional instructions will be

fetched from that same memory unit.





This shows the results of a study of Web-based document access patterns, where the documents are distributed among a number of servers.

As shown in Figure 4.4, only a very small subset of pages incorporates a high number of references while most documents are accessed relatively infrequently.



Figure 4.4 Data Locality of Reference for Web-Based Document Access Application



Figure 4.5 shows an example of instruction locality based on executing the integer

benchmark programs in the SPEC CPU2006 benchmark suite; similar results were

obtained for the floatingpoint programs.

Many programs initially show a steep upward climb as the static instruction count increases, which suggests very good instruction locality.

Pearson



Figure 4.5 Instruction Locality Based on Code Reuse in Eleven Benchmark Programs in SPEC CPU2006

Table 4.1Key Characteristics of Computer Memory Systems

Location Internal (e.g., processor registers, cache, main memory)	Performance Access time Cycle time
External (e.g., optical disks, magnetic disks, tapes)	I ransfer rate Physical Type
Capacity	Semiconductor
Number of words	Magnetic
Number of bytes	Optical
Unit of Transfer	Magneto-optical
Word	Physical Characteristics
Block	Volatile/nonvolatile
Access Method	Erasable/nonerasable
Sequential	Organization
Direct	Memory modules
Random	
Associative	



Characteristics of Memory Systems

- Location
 - Refers to whether memory is internal and external to the computer
 - Internal memory is often equated with main memory
 - Processor requires its own local memory, in the form of registers
 - Cache is another form of internal memory
 - External memory consists of peripheral storage devices that are accessible to the processor via I/O controllers
- Capacity
 - Memory is typically expressed in terms of bytes
- Unit of transfer
 - For internal memory the unit of transfer is equal to the number of electrical lines into and out of the memory module



Method of Accessing Units of Data





Capacity and Performance:

The two most important characteristics of memory

Three performance parameters are used:

Access time (latency)

- •For random-access memory it is the time it takes to perform a read or write operation
- •For non-random-access memory it is the time it takes to position the read-write mechanism at the desired location

Memory cycle time

- •Access time plus any additional time required before second access can commence
- •Additional time may be required for transients to die out on signal lines or to regenerate data if they are read destructively
- •Concerned with the system bus, not the processor

Transfer rate

- •The rate at which data can be transferred into or out of a memory unit
- •For random-access memory it is equal to 1/(cycle time)

Memory

- The most common forms are:
 - Semiconductor memory
 - Magnetic surface memory
 - Optical
 - Magneto-optical
- Several physical characteristics of data storage are important:
 - Volatile memory
 - Information decays naturally or is lost when electrical power is switched off
 - Nonvolatile memory
 - Once recorded, information remains without deterioration until deliberately changed
 - No electrical power is needed to retain information
 - Magnetic-surface memories
 - Are nonvolatile
 - Semiconductor memory
 - May be either volatile or nonvolatile
 - Nonerasable memory
 - Cannot be altered, except by destroying the storage unit
 - Semiconductor memory of this type is known as read-only memory (ROM)
- For random-access memory the organization is a key design issue
 - Organization refers to the physical arrangement of bits to form words

Pearson

Memory Hierarchy

- Design constraints on a computer's memory can be summed up by three questions:
 - How much, how fast, how expensive
- There is a trade-off among capacity, access time, and cost
 - Faster access time, greater cost per bit
 - Greater capacity, smaller cost per bit
 - Greater capacity, slower access time





Figure 4.6 The Memory Hierarchy





Figure 4.7 Relative Cost, Size, and Speed Characteristics Across the Memory Hierarchy



-Suppose that the processor has access to two levels of memory. Level 1 contains X words and has an access time of 0.01 μ *; level 2 contains 1000 x X words and has an access time of 0.1 μ

-Assume that if a word to be accessed is in level 1, then the processor accesses it directly. If it is in level 2, then the word is first transferred to level 1 and then accessed by the processor.

The figure shows the average access time to a two-level memory as a function of the hit ratio H.

In our example, suppose 95% of the memory accesses are found in level 1. Then the average time to access a word can be expressed as

 $(0.95)(0.01 \ \mu^{\bullet}) + (0.05)(0.01 \ \mu^{\bullet} + 0.1 \ \mu^{\bullet}) =$ $0.0095 + 0.0055 = 0.015 \ \mu$



Fraction of accesses involving only Level 1 (Hit ratio)

Figure 4.8 Performance of a Simple Two-Level Memory

The average access time is much closer to 0.01 μ + than to 0.1 μ +, as desired.



This principle can be applied across more than two levels of memory, as suggested by the hierarchy shown in Figure 4.6



Figure 4.9 Exploiting Locality in the Memory Hierarchy (with typical transfer size)



Table 4.2Characteristics of Memory Devices in a MemoryArchitecture

Memory level	Typical technology	Unit of transfer with next larger level (typical size)	Managed by
Registers	CMOS	Word (32 bits)	Compiler
Cache	Static RAM (SRAM); Embedded dynamic RAM (eDRAM)	Cache block (32 bytes)	Processor hardware
Main memory	DRAM	Virtual memory page (1 kB)	Operating system (OS)
Secondary memory	Magnetic disk	Disk sector (512 bytes)	OS/user
Offline bulk memory	Magnetic tape		OS/User

Table 4.2 Characteristics of Memory Devices in a Memory Architecture





- The use of three levels exploits the fact that semiconductor memory comes in a variety of types which differ in speed and cost
- Data are stored more permanently on external mass storage devices
- External, nonvolatile memory is also referred to as secondary memory or auxiliary memory





Figure 4.10 IBM z13 Memory Hierarchy



Design Principles for a Memory Hierarchy





Two-Level Memory Access

- A cache acts as a buffer between main memory and processor, creating a two-level internal memory
- Exploits locality to provide improved performance over a comparable one-level memory
- The main memory cache mechanism is part of the computer architecture, implemented in hardware and typically invisible to the operating system
- Two other instances of a two-level memory approach that also exploit locality and that are, at least partially, implemented in the operating system are virtual memory and the disk cache



Operation of Two-Level Memory

- The locality property can be exploited in the formation of a two-level memory
- The upper-level memory (M1) is smaller, faster, and more expensive (per bit) than the lower-level memory (M2)
- M1 is used as temporary store for part of the contents of the larger M2
- When a memory reference is made, an attempt is made to access the item in M1
 - If this succeeds, then a quick access is made
 - If not, then a block of memory locations is copied from M2 to M1 and the access then takes place via M1
- Because of locality, once a block is brought into M1, there should be a number of accesses to locations in that block, resulting in fast overall service





Figure 4.11 Relationship of Average Memory Cost to Relative Memory Size for a Two-Level Memory

Pearson



Figure 4.12 Access Efficiency as a Function of Hit Ratio ($r = T_2/T_1$)





Figure 4.13 Hit Ratio as a Function of Relative Memory Size









Summary

Chapter 4

- Principle of locality
- Characteristics of memory systems
- Performance modeling of a multilevel memory hierarchy
 - Two-level memory access
 - Multilevel memory access

The Memory Hierarchy: Locality and Performance

- The memory hierarchy
 - Cost and performance characteristics
 - Typical members of the memory hierarchy
 - The IBM z13 memory hierarchy
 - Design principles for a memory hierarchy

